



Latch: CC-BY Rbertelg@flickr



Sequential Logic and State




Output depends on inputs *and* stored values.
(vs. combinational: output depends only on inputs)

Elements to store values: latches, flip-flops, registers,
memory

<https://cs.wellesley.edu/~cs240/>

1

Motivation



Now that we have ALUs to perform computations, how do we store the results?

How do we calculate different results over time?

Answer: we need circuits that depend not just on inputs, but also on *prior state*
= Sequential Logic

2


Can you think of an example from lab of a sequential circuit you used?
Hint: previous button pushes are past state.

Nobody has responded yet.

Hang tight! Responses are coming in.


Start the presentation to see live content. For screen share software, share the entire screen. Get help at poller.com/app

Example from previous lab



4

Processor: Data Path Components



5


Goal for this section

Design a circuit state that **holds** a state over time

- We should be able to set the value to 0 or 1
- We should be able to read the value off the circuit

6

First attempt: Unstable circuit




Have this issue with any **odd** number of inverters in a loop.

7

Second attempt: stable circuit?

Things are more sensible with an **even** number of inverters in a loop.

Suppose we somehow get a 1 (or a 0?) on here.




Now stable, but how do we set the value?

8


Bistable latches

Things are more sensible with an **even** number of inverters in a loop.



9

SR latch




S	R	Q _{prev}	Q' _{prev}	Q _{next} (stable)	Q' _{next} (stable)
0	0	0	1	0	1
0	0	1	0	1	0
1	0	any	any	1	0
0	1	any	any	0	1
1	1	any	any	0	0

Violates invariant that Q and Q' are inverses!

10



SR latch

Move from the circuit we built to the canonical form



11

SR latch



- Meets our goals:
- Able to set the value to 0 or 1
 - Able to read the value off the circuit

12

How do we set Q to 1?




Figure 3.3 SR latch schematic

S = 0; R = 0

S = 1; R = 0

S = 0; R = 1

S = 1; R = 1

None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

How do we set Q to 1?




Figure 3.3 SR latch schematic

S = 0; R = 0

0%

S = 1; R = 0

0%

S = 0; R = 1

0%

S = 1; R = 1

0%

None of the above

0%

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

How do we set Q to 1?




Figure 3.3 SR latch schematic

S = 0; R = 0

0%

S = 1; R = 0

0%

S = 0; R = 1

0%

S = 1; R = 1

0%

None of the above

0%

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

SR latch





Figure 3.3 SR latch schematic


- Meets our goals:
- Able to set the value to 0 or 1
 - Able to read the value off the circuit

- But:
- Ambiguous when $S = 1$ and $R = 1$
 - No distinction between new value and timing

D latch

Goals:

- Only 1 bit for data
- Control over timing



if $C = 0$, then SR latch stores current value of Q .

if $C = 1$, then D flows to Q :

if $D = 0$, then $R = 1$ and $S = 0$, $Q = 0$


if $D = 1$, then $R = 0$ and $S = 1$, $Q = 1$

Notes:


- Data bit D replaces S & R : it's the bit value we want to store when $\text{Clock} = 1$
- Internally, Data bit D prevents bad case of $S = R = 1$
- This logic is **level-triggered**; as long as $\text{Clock} = 1$, changes to D flow to outputs

17

Time matters!



ex



Assume Q has an initial state of 0


18

In general: clocks

Clock: free-running signal

with fixed **cycle** time = **clock period** = T .

Clock frequency = $1 / \text{clock period}$



A clock controls when to update a sequential logic element's state.




19

Aside: "Clock frequency"

Clock frequency

= $1 / \text{period} = 1 / s = \text{Hz}$


Typical CPU: 3-4 GHz



20


Synchronous systems

Inputs to state elements must be **valid** on active clock edge.



21


D flip-flop with falling-edge trigger



22

Time matters! D flip-flop with falling-edge trigger


ex



Assume Q and E have an initial state of 0

23


Reading and writing in the same cycle



Moral: It's OK to use the current output Q of a flip-flop as part of the the next data input D to the same flip-flop.

24


D flip-flop = one bit of storage



The bit value of D when C has a falling edge is remembered at Q until the next falling edge of C.

25

Registers




Assembly code (later this semester):

```
addq %rdi, %rsi
```

26


A 1-nibble* register *Half a byte!

(a 4-bit hardware storage cell)



27


Register file



Array of registers, with register selectors, write/read control, input port for writing data, output ports for reading data.


28

Read ports (data out)




29

Read ports (data out)




30

Write port (data in)




31

Write port (data in)



32


Registers summary



- For our purposes: implemented with flip-flops
- Very fast access
- Limited in size:
 - Need an m -to- 2^m decoder
 - CPUs typically have **~10s of words** of register storage

33


Registers summary



- We'll think about at a higher level of abstraction
- Designed to handle a much larger amount of data
 - CPUs can have **millions-billions of words** of memory storage

34


RAM (Random Access Memory)



- A is number of words in RAM
- Specify the desired word by an address of size $\log_2 A$
- B is the width of each word (in bits)

35

16 x 4 RAM



36