Foundations of Computer Systems

## Sequential Logic and State

Output depends on inputs and stored values. (vs. combinational: output depends only on inputs)

Elements to store values: latches, flip-flops, registers, memory

## Motivation



Now that we have ALUs to perform computations, how do we store the results?

How do we calculate different results over time?

Answer: we need circuits that depend not just on inputs, but also on prior state = Sequential Logic

Can you think of an example from lab of a sequential circuit you used? Hint: previous button pushes are past state.

Nobody has responded yet.
Hang tight! Responses are coming in.

## Example from previous lab



## Processor: Data Path Components



## Goal for this section

Design a circuit state that holds a state over time

- We should be able to set the value to 0 or 1
- We should be able to read the value off the circuit


## First attempt: Unstable circuit



Have this issue with any odd number of inverters in a loop.

## Second attempt: stable circuit?

Things are more sensible with an even number of inverters in a loop.


Now stable, but how do we set the value?

## Bistable latches

Things are more sensible with an even number of inverters in a loop.


## SR latch



| $\mathbf{S}$ | $\mathbf{R}$ | $\mathrm{Q}_{\text {prev }}$ | $\mathbf{Q}_{\text {prev }}^{\prime}$ | $\mathrm{Q}_{\text {next }}$ <br> (stable) | $\mathbf{Q}_{\text {next }}^{\prime}$ <br> (stable) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | any | any | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | any | any | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | any | any | $\mathbf{0}$ | $\mathbf{0}$ |

[^0]
## SR latch

Move from the circuit we built to the canonical form


## SR latch



Figure 3.3 SR latch schematic

Meets our goals: - Able to set the value to 0 or 1

- Able to read the value off the circuit


## How do we set Q to 1 ?



$$
S=1 ; R=0
$$

Figure 3.3 SR latch schematic

$$
S=0 ; R=0
$$

$$
S=0 ; R=1
$$

$$
S=1 ; R=1
$$

## How do we set Q to 1 ?

$$
\begin{array}{ll}
S=0 ; R=0 & 0 \% \\
S=1 ; R=0 & 0 \% \\
S=0 ; R=1 & 0 \% \\
S=1 ; R=1 & 0 \% \\
\text { None of the above } & 0 \%
\end{array}
$$

## How do we set Q to 1 ?

$$
\begin{array}{ll}
S=0 ; R=0 & 0 \% \\
S=1 ; R=0 & 0 \% \\
S=0 ; R=1 & 0 \% \\
S=1 ; R=1 & 0 \% \\
\text { None of the above } & 0 \%
\end{array}
$$

## SR latch



Figure 3.3 SR latch schematic

Meets our goals: - Able to set the value to 0 or 1

- Able to read the value off the circuit

But: - Ambiguous when $\mathrm{S}=1$ and $\mathrm{R}=1$

- No distinction between new value and timing


## D latch

Goals:

- Only 1 bit for data
- Control over timing


$$
\begin{aligned}
& \text { if } C=0 \text {, then } S R \text { latch stores current value of } Q \text {. } \\
& \text { if } C=1 \text {, then } D \text { flows to } Q \text { : } \\
& \text { if } D=0 \text {, then } R=1 \text { and } S=0, Q=0 \\
& \text { if } D=1 \text {, then } R=0 \text { and } S=1, Q=1
\end{aligned}
$$

## Notes:

- Data bit D replaces S \& R: it's the bit value we want to store when Clock = 1
- Internally, Data bit D prevents bad case of $S=R=1$
- This logic is level-triggered; as long as Clock $=1$, changes to $D$ flow to outputs



Q

Assume $Q$ has an initial state of 0

## In general: clocks

Clock: free-running signal
with fixed cycle time $=$ clock period $=\mathrm{T}$.

Clock frequency $=1$ / clock period


A clock controls when to update a sequential logic element's state.


## Aside: "Clock frequency"

Microprocessor Clock Speed

Clock frequency

$$
=1 / \text { period }=1 / \mathrm{s}=\mathrm{Hz}
$$

Typical CPU: 3-4 GHz


## Synchronous systems

Inputs to state elements must be valid on active clock edge.


## D flip-flop with falling-edge trigger



## Time matters! D flip-flop with falling-edge trigger



E

Q

Assume $Q$ and $E$ have an initial state of 0

## Reading and writing in the same cycle



Assume Q is initially 0 .

Moral: It's OK to use the current output Q of a flip-flop as part of the the next data input $D$ to the same flip-flop.

## D flip-flop = one bit of storage



The bit value of $D$ when $C$ has a falling edge is remembered at $Q$ until the next falling edge of $C$.

## Registers

Assembly code (later this semester):

## A 1-nybble* register

*Half a byte!
(a 4-bit hardware storage cell)


Clock line may be indicated

## Register file



Array of registers, with register selectors, write/read control, input port for writing data, output ports for reading data.



## Write port

(data in)


## Write port

(data in)


## Registers summary



- For our purposes: implemented with flip-flops
- Very fast access
- Limited in size:
- Need an m-to-2m decoder
- CPUs typically have $\sim 10$ s of words of register storage


## Registers summary



- We'll think about at a higher level of abstraction
- Designed to handle a much larger amount of data
- CPUs can have millions-billions of words of memory storage


## RAM (Random Access Memory)



- A is number of words in RAM
- Specify the desired word by an address of size $\log _{2} A$
- $B$ is the width of each word (in bits)


## 16 x 4 RAM




[^0]:    Violates invariant that
    $Q$ and $Q^{\prime}$ are inverses!

