Abstract
Language-level guarantees—like module runtime isolation for WebAssembly (Wasm)—are only as strong as the compiler that produces a final, native-machine-specific executable. The process of lowering language-level constructions to ISA-specific instructions can introduce subtle bugs that violate security guarantees. In this paper, we present Crocus, a system for lightweight, modular verification of instruction-lowering rules within Cranelift, a production retargetable Wasm native code generator. We use Crocus to verify lowering rules that cover WebAssembly 1.0 support for integer operations in the ARM aarch64 backend. We show that Crocus can reproduce 3 known bugs (including a 9.9/10 severity CVE), identify 2 previously-unknown bugs and an underspecified compiler invariant, and help analyze the root causes of a new bug.

CCS Concepts: • Software and its engineering → Source code generation; Formal software verification.

Keywords: Instruction selection, source code generation, compiler verification, WebAssembly, sandboxing

1 Introduction
WebAssembly [36] (Wasm) is a portable bytecode format originally designed for the browser, with three main goals: safety, speed, and portability. Wasm’s machine-independent but low-level semantics make compilation and execution fast on any platform; its type system and bounded memory regions work together to prevent programs from reading or writing data outside of their own heap (their sandbox). This isolation guarantee is essential when users interact with the web, because each click leads to untrusted code.

Isolation has made Wasm popular beyond the web, too. Edge cloud services from Cloudflare [43], Vercel [71], and Fastly [61], for example, run users’ Wasm code on large-scale geographically-distributed content delivery networks. To improve startup time, these Wasm-based services can co-locate different untrusted code modules within the same process; Wasm’s lightweight isolation enforcement takes the place of more traditional, costly process- or VM-based isolation.

Unlike a process or VM, however, Wasm’s safety guarantees rely on the correctness of the underlying compiler. The compiler inserts dynamic checks that confine a module to its own memory region before generating native code for that module. Code generation, then, is a pillar of every Wasm-backed system’s trusted compute base: a single mis-compilation, however seemingly benign or rare, could be exploited to produce code that bypasses Wasm’s security guarantees [22–24, 31]. Code generation bugs can let malicious Wasm code steal data from—or corrupt the execution of—completely unrelated modules or the host runtime itself.

As one example, a code generation CVE in Cranelift [17], a compiler backend used in several industrial Wasm runtimes, permitted this kind of sandbox escape [25]. The bug was in Cranelift’s x86-64 instruction selection, which uses addressing modes to implement complex address computations with a single instruction. x86-64 addressing modes can apply small left shifts, so a single movl instruction is enough to implement code like the following Wasm snippet:

1"Common Vulnerabilities and Exposures", a designated list of publicly disclosed security bugs.
To lower this code to x86-64, Cranelift must convert 32-bit Wasm addresses into offsets from an instance’s base address in the target machine’s 64-bit address space. This conversion requires zero-extending the 32-bit Wasm address, computing the 64-bit address as base+zext(addr) (where addr is the original 32-bit Wasm address, base is the base address for the module’s memory region, and zext is a zero-extension). Unfortunately, the Cranelift instruction selector lowered the above Wasm code to x86-64 instructions that computed base+zext(x)<<3 instead of base+zext(x<<3). This mistake lets attackers break out of the Wasm sandbox by giving them access to an extra 3 significant bits of native address space. In Wasmtime [18], a popular Wasm engine that uses Cranelift, this allows a guest Wasm instance to silently read and write memory 6 to 34 GB away from its own sandbox. Clearly, even simple bugs in instruction selection can create security vulnerabilities.

Instruction selection is hard to get right because it bridges the (large) semantic gap between the compiler’s intermediate representation (IR) and the processor’s instruction set architecture (ISA). While some instruction-lowering rules are simple—essentially one-to-one translations from an IR construct to an equivalent ISA instruction—others are not. They perform complex transformations to eke out instruction-level performance improvements; account for operators that exist in either the IR or the ISA—not both; and select different ISA instructions based on details of IR operations (e.g., their bit-widths).

To help compiler developers automatically reason about the correctness of their instruction-lowering rules, we present Crocus. Crocus verifies rules written in Cranelift’s ISLE domain-specific language (DSL) for specifying how IR terms translate to machine code sequences. To use Crocus, developers annotate their ISLE lowering rules with specifications; Crocus uses a Satisfiability Modulo Theories (SMT) solver [11] to automatically verify full functional equivalence—i.e., that a rule translates an IR instruction to a native code sequence with equivalent semantics. Crocus allows developers to gradually annotate new rules, and to quickly update annotations as rules evolve. This modularity is essential because Cranelift is an evolving production compiler: lowering rules—and entire backends!—are subject to change. The annotation language has been designed in collaboration with Cranelift engineers, to ensure that annotations can be co-maintained without undue burden. To our knowledge, our work with Crocus is the first formal verification effort for the instruction-lowering phase of an efficiency-focused production compiler.

In sum, in this paper, we:

1. Create Crocus, a framework for verifying instruction-lowering rules in the ISLE domain-specific language.
2. Verify Cranelift’s implementation of all integer operations in the latest major WebAssembly release—1.0 [66]—for the ARM aarch64 Instruction Set Architecture (ISA).
3. Use Crocus to reproduce and detect previously-fixed bugs (§4.3.3) and vulnerabilities (§4.3.1), including the example bug from this section.
4. Use Crocus to help Cranelift developers identify (§4.4.1, §4.4.2) and fix (§4.4.4) new bugs and under-specified compiler invariants (§4.4.3).

We begin by providing brief background on instruction lowering and the ISLE DSL (§2.1). Then, we present Crocus’s design (§3), and evaluate its results on Cranelift (§4), a production Wasm compiler backend. Finally, we discuss plans to build on Crocus toward increasingly trustworthy WebAssembly compilers (§6).

2 Background

This section provides background for understanding Crocus verification (§3) by describing the instruction lowering problem (§2.1) and Cranelift’s ISLE domain-specific language (DSL) for writing lowering rules (§2.2). Finally, it introduces SMT solvers [11], the tools that power the Crocus verification engine (§2.4).

2.1 Instruction lowering

During instruction lowering, an instruction selector translates the compiler’s intermediate representation (IR) to machine instructions. The instruction selector’s job is to search for a combination of machine instructions that (1) matches the IR’s semantics and (2) performs well. A single-pass selector that emits a fixed set of instructions for every IR operator fulfills the first goal but not the second: it allows translations of one IR instruction to N machine instructions, but not more efficient N-to-M translations. This design, for example, precludes compiling a program with addition and multiplication operations to machine code that uses a fast multiply-add (madd) instruction.

Most modern instruction selectors do support more general N-to-M matching; in fact, a good instruction selector often embodies a good pattern matcher. It detects arrangements of multiple operators in the IR that can be translated, together, into machine instructions. In full generality, this is an NP-hard combinatorial search problem; as a result, most production compilers use heuristic shortcuts for practicality (e.g., greedy pattern matching, as in the “maximal munch” scheme [20]).

More complex ISAs and ISA extensions yield more complex matching strategies. For an extreme example, data movement instructions such as bit-permutation and swizzling vary widely across ISAs, and lowering of a general permutation operator sometimes requires a “solver”—or at least a bevy of heuristic special cases to produce good code [55, 65, 70]. This
is part of what makes instruction selection (and instruction selection verification!) interesting: it is not simply the task of mapping mostly-equivalent operators, like translating IR addition to the machine’s integer addition instruction. The most subtle reasoning—and many bugs—occur when there is a large semantic gap between the IR and ISA, and when producing efficient machine code is a first-order priority [53, 75].

Production compilers today use a mix of hand-written and DSL-based descriptions of their instruction lowering rules: e.g., LLVM [46] has a 46K-line C++ file specifying x86-64 lowerings, while the Go compiler uses a term-rewriting DSL where developers can specify expression-tree patterns [35]. In this paper, we focus on the Cranelift compiler’s lowering DSL.

2.2 The ISLE lowering DSL

The Cranelift compiler project [17] introduced the ISLE (Instruction Selection Lowering Expressions) domain-specific language [3, 32, 33] in 2021 in order to replace handwritten instruction-lowering code with declarative patterns. ISLE is broadly a term-rewriting system [29, 72]. In the next sections, we give a brief overview, and then walk through an example of instruction lowering in ISLE.

2.2.1 ISLE’s term rewriting for lowering.

The main body of a program in ISLE consists of a series of rules. These rules are written in S-expression syntax and consist of a left-hand side (LHS) and right-hand side (RHS). The LHS is a pattern, and can use pattern-matching operators such as wildcards, variable captures, or destructuring (matching a term and then feeding its arguments to sub-patterns). The RHS is an expression consisting of a tree of terms, possibly using variables captured from the LHS. A rule indicates that the RHS expression is produced whenever the instruction selector encounters a term tree matching the LHS.

To express instruction lowering as term rewriting, ISLE introduces a top-level term lower that takes an expression tree as its argument. For example, to lower an integer add operator (iadd) to the add instruction in the ISA (e.g., x86-64 or aarch64), one would write:2

1. (rule (lower (iadd ty x y))
2. (isa_add ty x y))

where iadd is defined in Cranelift IR and isa_add is defined amongst all available machine instructions in the ISA.

ISLE has a strict, static type system that operates on types defined in ISLE (some of which are external, Cranelift-defined types, such as Rust enums for instructions’ opcodes). Nested terms on both the left- and right-hand sides must typecheck (i.e., with return and argument values aligned). In addition, the left- and right-hand side of a rule must have the same type.

Because of the type system’s restrictions, Cranelift expresses all lowerings as rewrites from (lower (IR_term . . .)) to term trees representing machine code expressions, potentially passing through multiple intermediate terms. The term lower is necessary because the LHS and RHS of a rule must have the same type—but top-level LHS patterns return IR Insts, while top-level RHS expressions return machine Registers. The term lower, with type signature (decl lower (Inst) Reg), does the Inst to Register conversion that allows lowerings rules to type check by giving the LHS and RHS the same type.

Finally, ISLE’s type system supports automatic type conversions. In the iadd example, such conversions apply to x and y, which are variables of type Value bound by the left-hand side of the rule. The RHS, in contrast, operates on x and y Registers. To reconcile these incompatible types, the ISLE compiler automatically inserts type conversions if a conversion rule has already been specified for a pair of types. In this case, ISLE wraps the latter uses of x and y with the user-defined term put_in_reg, which converts Values to Regs.4

2.3 ISLE by example: lowering rotations

In this section, we walk through Cranelift’s lowerings for a few specific instructions; this sets us up to verify such lowerings in the next section (§3).

Consider the Wasm rotr and rotr ("rotate") binary numeric instructions, which shift the bits of a value left or right with wraparound. Cranelift has corresponding rotr1 and rotr IR operations. The ARM aarch64 ISA has a single implementation of rotate—ROR—which has a corresponding ISLE term named a64_rotr that includes an additional parameter to specify the 64-bit or 32-bit variants of the instruction.

A simple attempt at lowering rotrr instructions to the ARM aarch64 backend might look like this:

1. (rule
2. (lower (rotr x y))
3. (a64_rotr I64 x y))

This rule lowers to the 64-bit variant (I64) of a64_rotr. It works properly for 64-bit values, but not for narrower values (e.g., 32-bit or 8-bit values). This is because Cranelift operates on narrow values of w bits by placing them in 64-bit registers but considering only their lowest w bits to be meaningful. To see how the above rule is broken for 8-bit values, imagine it matching in a situation where x is #b00000001. Placing this value in a 64-bit register and attempting to right-shift it by one moves the right-most 1 bit to the highest bit of 64—which does not produce the expected result of #b10000000 as the lowest eight bits!

Cranelift must instead special-case on narrow values:

---

2Slightly simplified for clarity; real rules differentiate on the values’ types.

3We elide an indirection via another type for clarity.

4We describe the semantics of put_in_reg in §3.1.2.
3 Crocus Design

Crocus is a framework for verifying rewrite rules in the ISLE domain-specific language for instruction selection. Crocus uses an SMT solver [28] to show functional equivalence of the left- and right-hand sides of individual rules. An equivalent left and right side mean that the rule has preserved IR semantics at the machine-code level; a differing left and right side indicate a bug in the lowering.

The initial version of Crocus supports pure functions that model computations on SSA-style values. This is in part because Cranelift’s instruction selection pass comes before register allocation, so it operates primarily on abstract, immutable SSA values rather than on concrete, mutable machine registers (see Section 3). In practice, Crocus is able to find nuanced bugs and raise the level of assurance in critical code even with this restriction (see Section 4).

To verify lowering rules, compiler developers write annotations on ISLE terms in Crocus’s annotation language (§3.1). This language makes it simple to express term semantics (e.g., that fits_in_16 means that a type can losslessly be represented with 16 bits). Crocus consumes ISLE’s program representation for rules, combines this with the compiled annotations to create its own intermediate representation, and performs type inference and monomorphization (§3.1.3). Type inference is necessary for Crocus to lower its IR to an SMT formula, a logical formula that asks whether a rule’s right and left-hand sides are equivalent. Finally, Crocus feeds the resulting formula into the SMT solver. If the right and left-hand sides of a rule differ, the solver returns a counterexample showing a set of inputs that cause the divergence; otherwise, the rule is verified.

The annotation language has been designed in collaboration with Cranelift engineers so that it fits well into the ISLE ecosystem and can be co-maintained with the lowering rules. This constraint led us to co-locate annotations in the main ISLE source files. The choice of an annotation language (instead of fixed semantics for a specific set of operators) is motivated by how engineers use ISLE—supporting new ISA instructions and backends often requires defining new external helper terms that are not formally defined within either the IR or ISA. These decisions make it more feasible for production compiler engineers to engage with the verification effort.

In this section, we walk through the verification pipeline, from Crocus’s annotation language (§3.1) to how it constructs and customizes verification conditions (§3.2).

2.4 Satisfiability Modulo Theories (SMT)

To verify lowering rules written in ISLE, Crocus uses an SMT solver [28]. SMT solvers are tools that determine whether logical formulas are satisfiable for some assignment of values to all variables in the formula. Unlike SAT formulas [56], SMT formulas allow users to express higher-level statements (e.g., \( x < y[2] \)) using a rich set of operators and types (e.g., integers and arrays) that are defined in the SMT-LIB standard [11]. Crocus lowers ISLE rules to SMT formulas in the theory of bitvectors and integers; we discuss this further in the next section.
semantics for parts of certain ISAs (e.g., ARM [4] and Intel [27]), there are no semantics for Cranelift’s intermediate representation—or for ISLE helper terms (e.g., has_type) and intermediate terms (e.g., small_rotr). The challenge in specifying these semantics is that production compilers are living software: engineers change rules, add rules, and occasionally add entire new back-ends. To support modular verification of an evolving codebase, Crocus introduces an annotation language that allows rule authors to define specifications as they go, introducing a term’s semantics inline, next to the term itself.

For example, consider our Crocus annotation on the helper term fits_in_16:  

1. (spec (fits_in_16 arg)
2. (provide (= result arg))
3. (require (<= arg 16))
4. (decl fits_in_16 (Type) (Type))

This specification says that fits_in_16 is a partial identity function on the argument type Type—that is, for the arguments on which fits_in_16 is defined, it returns the argument itself. The function is specified by the provide clause (= result arg), which sets the return value equal to the first argument; both variables are bound in the spec signature. require clauses specify a preconditions on the term. This precondition specifies that the rule is a partial function predicated on (<= arg 16)—the fact that the argument, which Crocus maps to the SMT-LIB theory of integers, is less than or equal to 16. In ISLE, partial functions are used to determine whether a rule matches: if any term on the left-hand side is undefined, the rule does not match. In sum, these three lines of specification are enough to describe the semantics of fits_in_16: it is a partial identity function that returns the type argument arg, which matches if arg is a type of less than or equal to 16 bits.

3.1.1 The annotation language grammar and semantics. Figure 1 shows the Crocus annotation language grammar. Figure 2 provides judgements that specify the typing and semantics of Crocus’s annotation language. Most operations in the annotation grammar map directly to SMT-LIB constructions. For example, + applied to a bitvector maps to SMT-LIB’s bvadd bitvector addition function. Crocus provides a special result keyword expression which models the value produced by the annotated term.

Crocus adds conveniences like switch and a variadic concat operation, both of which desugar to folding SMT-LIB’s fixed-argument ife (if-then-else) and concat (bitvector concatenation) operators. switch also adds a verification condition that enforces that its branches are exhaustive, which has helped surface faulty annotations.

Crocus provides constructs for introspecting on and modifying bitvector widths. widthof returns the width—often only known directly at solving time (§3.2)—of a given bitvector value. convto changes the width of its bitvector argument based on the first, integer argument.

Crocus also provides higher-level versions of SMT-LIB constructs. For example, SMT-LIB rotates must have statically-provided widths; Crocus instead offers symbolic rotates, which it implements with shift and bitvector logic instructions. Finally, Crocus includes keywords that map to custom encodings in its backend: (1) cls (count leading sign), which Figure 2 provides the semantics for key terms in this annotation language.

Figure 1. Crocus’s annotation language, which combines SMT-LIB constructs with Crocus-specific constructs (e.g., convto and widthof), conveniences such as switch, and custom encodings such as cls (count leading sign). Figure 2 provides the semantics for key terms in this annotation language.

(annot) ::= (spec (sig) (provide (expr)) (require (expr)))
(sig) ::= ((terminame) (args))
(terminame) ::= (ident)
(args) ::= (bf)
(binding) ::= (bf)
(result) ::= (bf)
(width) ::= (bf)
(const) ::= (true | false | int | bitvector)
(expr) ::= (result | (ident) | (const) | ((encoding) (expr)))

Annotative layer (§3) provides the semantics of Crocus’s annotation language, which combines SMT-LIB constructs with Crocus-specific constructs (e.g., convto and widthof), conveniences such as switch, and custom encodings such as cls (count leading sign). Figure 2 provides the semantics for key terms in this annotation language.

4ISLE terms and specification syntax lightly edited for clarity and brevity.
extended. This must be proven
the verification conditions. We elide the second component of the tuple when the assertions are solely the union of the assertions on
translation into the SMT-LIB theories of bitvectors (\text{Figure 2}).

\[ \Gamma \vdash e: \text{Int} \Rightarrow e' \]
\[ \Gamma \vdash e_1: \text{Int} \Rightarrow e_1' \]
\[ \Gamma \vdash e_2: \text{bo}(M) \Rightarrow e_2' \]
\[ \Gamma \vdash \left( \text{convto } e_1 \, e_2 \right): \text{bo}(N) \Rightarrow e_2' \]
\[ \Gamma \vdash \left( \text{convto } e_1 \, e_2 \right): \text{bo}(N) \Rightarrow \left( \text{extract } (N-1) \, 0 \, e_2' \right) \]

\[ \Gamma \vdash e_1: \text{Int} \Rightarrow e_1' \]
\[ \Gamma \vdash e_2: \text{bo}(M) \Rightarrow e_2' \]
\[ N < M \quad e_3' = \text{(declare-fun fresh } (_\text{BitVec } N-M)); \text{fresh} \]
\[ \Gamma \vdash \left( \text{convto } e_1 \, e_2 \right): \text{bo}(N) \Rightarrow \left( \text{concat } e_3', e_2' \right) \]

\[ \Gamma \vdash e_1: \text{bo}(N_1) \Rightarrow e_1' \]
\[ \Gamma \vdash e_n: \text{bo}(N_n) \Rightarrow e_n' \]
\[ \Gamma \vdash \left( \text{concat } e_1 \ldots e_n \right): \text{bo}(N_1 \ldots N_n) \Rightarrow \left( \text{concat } e_1' \left( \text{concat } e_2' \left( \text{concat } \ldots e_n' \right) \right) \right) \]

\[ \Gamma \vdash \left( \text{widthof } e \right): \text{Int} \Rightarrow N \]
\[ \Gamma \vdash \left( \text{int2bv } N \, e \right): \text{bo}(N) \Rightarrow \left( \text{nat2bv } N \, e' \right) \]

\[ \Gamma \vdash e_1: \text{bo}(N) \Rightarrow e_1' \]
\[ \Gamma \vdash e_2: \text{bo}(N) \Rightarrow e_2' \]
\[ e_3 = \text{(bvurem } e_2' \left( \text{nat2bv } N \, N \right)) \]
\[ \Gamma \vdash \left( \text{rotl } e_1 \, e_2 \right): \text{bo}(N) \Rightarrow \left( \text{bvor } \left( \text{bvshl } e_1' \, e_2' \right) \left( \text{bvlshr } e_1' \, e_3' \right) \left( \text{bvsll } e_1' \, e_3' \right) \left( \text{bvsub } \left( \text{nat2bv } N \, N \right) \, e_3' \right) \right) \]

\[ \Gamma \vdash e_1: \text{bo}(N) \Rightarrow e_1' \]
\[ \Gamma \vdash e_2: \text{bo}(N) \Rightarrow e_2' \]
\[ e_3 = \text{(bvurem } e_2' \left( \text{nat2bv } N \, N \right)) \]
\[ \Gamma \vdash \left( \text{rotr } e_1 \, e_2 \right): \text{bo}(N) \Rightarrow \left( \text{bvor } \left( \text{bvlshr } e_1' \, e_3' \right) \left( \text{bvsll } e_1' \, e_3' \right) \left( \text{bvsub } \left( \text{nat2bv } N \, N \right) \, e_3' \right) \right) \]

\[ \Gamma \vdash \left( \text{switch } c \, \left( m_1 \, e_1 \right) \ldots \left( m_n \, e_n \right) \right): t \Rightarrow \left( \text{ite } \left( = \, e_1 \, m_1' \right) \, e_1' \left( \text{ite } \left( = \, e_2 \, m_2' \right) \, e_2' \ldots \left( \text{ite } \ldots \, e_n' \right) \right) \right) \]
\[ \left( \text{A} \subseteq \text{A}_1 \ldots \text{A}_m \ldots \text{A}_n \right) \ldots \left( \text{A} \subseteq \text{A}_1 \ldots \text{A}_n \right) \]
\[ \left( \text{bvsub } \left( \text{nat2bv } N \, N \right) \, e_3' \right) \]
\[ \left( \text{bvor } \left( \text{bvlshr } e_1' \, e_3' \right) \left( \text{bvsll } e_1' \, e_3' \right) \left( \text{bvsub } \left( \text{nat2bv } N \, N \right) \, e_3' \right) \right) \]
\[ \left( \text{ite } \left( = \, c \, m_1' \right) \, e_1' \left( \text{ite } \left( = \, c' \, m_2' \right) \ldots \left( = \, c' \, m_n' \right) \right) \right) \]
\[ \text{expr} \]
\[ e_i, c_i, m_i \in \text{expr} \]
\[ e_1', e_2', e_3', m_1' \in \text{QF_BV} \cup \text{INTS} \]
\[ M, N \in \text{N} \]

\[ \text{switch } \left( \text{ty} \right) \rightarrow \left( \text{ty} \right) \]
\[ \left( \text{extract } 63 \, 8 \times \left( 0: \text{bv} \right) \right) \]
\[ \left( \text{extract } 63 \, 16 \times \left( 0: \text{bv} \right) \right) \]

This \text{require} clause specifies that the type \text{ty} is 8 or 16, and that the relevant bits beyond index \text{ty} have been zero-
extended. This must be \text{proven} true for a term that uses
\text{small_rotr} on the right-hand side, but is assumed true for

\text{3.1.2 The annotation language type system.} Types in
Crocus are integers, booleans, and bitvectors. The Crocus
annotation language must support polymorphism over bitvec-
tor widths, since most of Cranelift’s ISLE rules operation on
its Value type, which is polymorphic over integer values in the Cranelift intermediate representation. (§2.2). For example, during preprocessing, ISLE automatically inserts put_in_reg to implicitly convert Cranelift IR Value to machine code Regs—and because Values vary in width, Crocus’s annotation language must provide a polymorphic type signature to put_in_reg. In other words, put_in_reg must reconcile the potentially narrow Value with the 64-bit Reg. Crocus’s put_in_reg annotation uses convto to reinterpret the polymorphic bitwidth of the argument as 64 bits:
\[
\text{spec (put_in_reg arg)}
\]
\[
\text{provide (= result (convto 64 arg))})
\]
\[
\text{decl put_in_reg (Value Reg)}
\]

### 3.1.3 Type inference and monomorphization

The annotation language supports polymorphism over bitvector types, but its target representation does not: all bitvector operations in SMT-LIB operate on fixed-width bitvectors [60]. Therefore, Crocus must transform its high-level intermediate representation, which allows polymorphic bitvector types, into several SMT formulas, each over a different set of bitvector widths. Crocus uses two passes of type inference to fully resolve all bitvector widths and to monomorphize from each rule into a set of SMT formulas, each with a specific concrete type.

For each rule, we provide a set of possible type instantiations for the root left-hand side term (that is, a set of possible types for the argument and return values, based on Cranelift semantics). For example, for a simple Cranelift IR type such as iadd, the set of type instantiations is:
\[
\{(t, t) \to t \mid t \in \{8, 16, 32, 64\}\}
\]

For a more complicated term that involves modifying the Cranelift IR width of the input and output, we consider a wider set of instantiations. For example, for extending values, we consider multiple output types per argument type:
\[
\{(s) \to d \mid s, d \in \{8, 16, 32, 64\}, d \geq s\}
\]

Crocus then runs the two passes of type inference and monomorphize for each type instantiation of a given rule. The first inference pass produces an assignment of SMT types (int, boolean, bitvector) for each variable in a term or its specification given the specific type instantiation. The first pass is also able to resolve some bitvector widths to concrete widths (e.g., bv32) using an implementation of unification-based type inference. However, in some cases (such as rules that use intermediate terms on the LHS), the first pass is unable to resolve all bitvector widths. In that case, we run a second, solver-based type inference pass to iteratively resolve all possible assignments of widths to bitvectors. Figure 3 provides high-level pseudocode for Crocus’s combined type inference algorithm.

```plaintext
fn monomorphize():
for ty_instantiation in ty_instantiations:
G ← ty_instantiation
// Unification-based type inference
G ← type_inference_pass_1(G)
// Solver-based type inference
type_set ← type_inference_pass_2(G)
if type_set.empty():
    return InapplicableRule;
return run_correctness_queries(type_set)
```

**Figure 3.** High-level algorithm for Crocus’s monomorphization and type inference, which produce a set of precisely-typed formulas for each potentially-polymorphic rule. typemodification_pass_1 has a standard unification-based implementation that we omit here.

**First pass.** The first pass Crocus runs is a variant of classic unification-based type inference [54] in order to rule out type errors between annotations. This first pass yields an SMT type (kind)—either an integer, boolean, or bitvector—for each variable in both the specification and the term it describes.

Crocus is not always able to resolve precise bitvector types via the first unification pass because types in ISLE are polymorphic at the time ISLE generates Rust for code generation (e.g., the type Value does not have a specific width when ISLE is being processed). For example, the width of the value of small_rotr depends on the value of an argument passed in, ty. Thus, Crocus finishes resolving all bitwidths in a second typing pass when necessary.

**Second pass.** During the second type inference pass, Crocus uses an SMT solver to resolve unknown bitvector widths. This pass takes terms and their specifications as input, along with the types that the first inference pass resolved. It models bitvectors as an over-approximation of their width (i.e., with
bitwidth 64) and uses integer SMT variables to model the widths of each subexpression. Most terms on the right-hand side of Cranelift’s ISLE rules operate on types modeling registers, instead of values in the intermediate representation. Cranelift’s invariant for narrow types placed in registers is that low bits are defined and high bits are undefined, so we encode registers as 64-bit bitvectors with potentially-unspecified high bits.

For most rules, this second pass produces a single possible type assignment. For some rules, there are multiple valid type assignments. We iteratively call the SMT solver to check if there are multiple distinct type assignments that are possible for a given rule and type instantiation (lines 15-20 of Figure 3), similar to counter-example guided inductive synthesis [1].

### 3.2 Generating verification conditions

Once Crocus has run type inference and monomorphization—yielding one or more precisely-typed rule representations—it lowers those representations to sets of SMT formulas that expresses equivalence of the right and left-hand sides of a lowering rule. While the left-hand side of a rule frequently has a narrow width, such a 32 bits, the right-hand side typically has the full register width of 64 bits. In discussion with Cranelift engineers, we learned that Cranelift’s intended invariant is that the low bits of a register corresponding to a given type must match the computed value, while the higher bits (outside the value’s type) are unspecified. Thus, Crocus’s correctness check performs an equality comparison by comparing any narrow values (typically on the LHS) with an extraction of the same number of low bits on register-width values (typically on the RHS).

At a high level, when Crocus performs a correctness check, there are three possible outcomes:

1. **Success**: the rule is verified.
2. **Failure with counterexample**: the rule is broken, and the solver provides a set of inputs that exposes the bug, formatted in ISLE surface syntax.
3. **Rule inapplicable**: for the given type instantiation, the rule does not match. This indicates that the rule contains predicates on the left-hand side—or guarded if/let clauses (see §4.4.4)—such that the rule never matches on this type instantiation.

To produce these 3 outcomes, Crocus uses (at least) two SMT queries. The first query determines if the rule is applicable by querying the solver to see if there exists a model in which all the necessary preconditions hold; if not, Crocus produces a Rule inapplicable result. The second query determines whether the lowering rule preserves equivalence; if so, Success, and if not, Failure with counterexample.

For each query, Crocus’s formula for a given rule combines the semantics and preconditions of Cranelift IR terms, ISA terms, and external and intermediate terms—all provided by annotations—with the semantics of the ISLE language itself (e.g., if-let and other language constructs). Crocus combines semantics across term annotations via a recursive descent over the rule’s RHS and LHS, equating corresponding arguments and return values.

#### 3.2.1 The first query: applicability

Let \( i_0 \ldots i_{n-1} \) be input variables in the LHS of a rule, \( A_{LHS} \) be the set of SMT variables generated by the recursive descent on the LHS (and analogously RHS), \( p_{LHS} \) and \( R_{LHS} \) be the set of provide and require predicates in all annotations on the LHS and (analogously RHS). A rule is applicable if there are some inputs such that the LHS and RHS are both defined:

\[
\exists \{i_0, \ldots, i_{n-1}\} \cup A_{LHS} \cup A_{RHS} | p_{LHS} \land R_{LHS} \land p_{RHS}
\]

Recall that this query does not ask about equivalence; it asks whether the rule applies at all, to at least one input. Including the RHS SMT variables (\( A_{RHS} \)) and provide expressions (\( p_{RHS} \)) in this initial query helps catch overly restrictive annotations. For instance, a vacuously false assertion in a provide annotation on the RHS should make the rule fail the applicability check (otherwise, the next step would be unable to find any counterexamples—because in first order logic, false implies anything). Including \( p_{RHS} \) in the query makes such a rule fail at the applicability check.

#### The optional model distinctness check

The applicability check succeeds as long as at least one assignment of input terms is applicable—even if there is just one set of applicable inputs. Crocus implements an optional check that looks for distinct input sets (i.e., checks that multiple SMT models are feasible in which every bitvector input term is distinct). Crocus creates a formula that asserts that each bitvector input differs from the one in the original model; if the query is unsatisfiable, there is only one set of matching inputs. This check identified a previously unknown bug where an ISLE rule never fired in practice (§4.4.2).

#### 3.2.2 The second query: equivalence

If the first query succeeds, Crocus constructs another SMT query to determine equivalence. Let \( \text{result}_{LHS} \) be the value returned by the outermost LHS term and \( \text{result}_{RHS} \) be the value returned by the outermost RHS term. A rule is correct if assuming (i) the semantics of the LHS and RHS terms and (ii) preconditions of the LHS implies (i) the equivalence of the LHS and (possibly extracted low bits from) the RHS and (ii) preconditions on the RHS terms:

\[
\forall \{i_0, \ldots, i_{n-1}\} \cup A_{LHS} \cup A_{RHS} | (p_{LHS} \land R_{LHS} \land p_{RHS}) \Rightarrow (\text{result}_{LHS} = \text{result}_{RHS}) \land R_{RHS}
\]

To convert this statement to an SMT query, Crocus uses the standard technique of asking the solver if there are counterexample inputs such that the verification conditions do
not hold (by switching the quantifier to an existential and negating the implication).

**Verification conditions for narrow widths.** ISLE’s type system itself conveys to Crocus which bits are demanded to produce the right verification conditions. For many rule and type instantiation pairings, the expression \( \text{result}^{\text{LHS}} \) (the returned value from the outermost LHS term) has a width narrower than 64 bits. The RHS, however, typically operates on register-width values with 64 bits. In such cases of mismatched widths, the condition Crocus verifies aligns with Cranelift IR’s intended invariant: that the lower bits of the register are equivalent to the Cranelift IR semantics on the narrow width. We implement this condition in Crocus by adding an annotation on the output_reg term, which an ISLE compiler pass inserts as an automatic type conversion:

```plaintext
1 (spec (output_reg x)
2 (provide (= result
3 (convto (widthof result) x))))
4 (decl output_reg (Reg) InstOutput)
```

The `convto` in this annotation narrows the bits of Reg in consideration to the bit demanded by the width of the InstOutput (which models the potentially narrow Cranelift IR type). In practice, this often produces an extract of the low bits of the RHS ISA term before comparing to the LHS IR term.

**Optional custom verification conditions and assumptions.** Some compiler transformations in isolation intentionally break strict equivalence. For example, Cranelift attempts to rewrite comparisons that include a statically-known argument to prefer an even integer immediate: as a mathematical identity, \( A \geq B + 1 \rightarrow A - 1 \geq B \rightarrow A > B \). This rewrite is profitable because even values are more likely to fit in AArch64’s 12-bit immediate encodings, improving code size.

The rule that implements this identity is closely tied to reasoning about individual rewrite rules written in ISLE; it reasons about correctness in instruction lowering itself, but trusts other passes in the Cranelift compiler and Wasm runtime. Cranelift and the Wasmtime engine invoke instruction selection after WebAssembly safety checks are inserted, but prior to a couple final compiler stages (e.g., register allocation).³ Crocus also trusts the semantics of ISLE terms as written in the annotation language (though our `provide` and `require` distinction and concrete tests help find bad specifications). For example, we found that an old version of Crocus did not require condition codes to fall into a valid range. Finally, Crocus currently reasons about each rule individually. Support for verifying properties over multiple rules (e.g., reasoning about rule priorities) is future work.

### 3.3 Implementation and trust model

Crocus is implemented in 15,825 lines² of Rust as a fork of the Cranelift/Wasmtime codebase [18].³ We run Crocus queries as a Rust test suite in continuous integration on our Wasmtime fork. Crocus is designed to be useful to compiler engineers who are not experts in verification tooling; Crocus lifts counterexamples from the SMT model back into ISLE syntax to make debugging easier. Crocus can also test rules against specific concrete inputs (i.e., run as an interpreter), allowing developers to test their annotations against their expectations.

**Caveats and the trusted code base.** Crocus is limited to reasoning about individual rewrite rules written in ISLE; it reasons about correctness in instruction lowering itself, but trusts other passes in the Cranelift compiler and Wasm runtime. Cranelift and the Wasmtime engine invoke instruction selection after WebAssembly safety checks are inserted, but prior to a couple final compiler stages (e.g., register allocation).³ Crocus also trusts the semantics of ISLE terms as written in the annotation language (though our `provide` and `require` distinction and concrete tests help find bad specifications). For example, we found that an old version of Crocus did not require condition codes to fall into a valid range. Finally, Crocus currently reasons about each rule individually. Support for verifying properties over multiple rules (e.g., reasoning about rule priorities) is future work.

### 4 Evaluation

This section answers the following evaluation questions:

²Currently forked at commit badc3f926e2129f3dc5, some empirical results are based on commit 9556cb190f21756c.
³Cranelift also has a distinct symbolic translation validation checker for register allocation; this shows how engineers can take an ensemble approach to applying formal methods in a production setting.
We verify aarch64

We use Crocus to verify the instruction-lowering rules for the WebAssembly Specification Release 1.0, which is currently in draft status. We choose these rules because this backend is less well-tested than x86-64. The AArch64 backend rules we do not verify fall into four categories: (1) i128 types; (2) floating point; (3) SIMD (vector) instructions; and (4) side effects and control flow. We discuss further in Section 6.

Verification requires 136 total annotations (approximately 1000 LOC). For some ISA terms, we modify or cross-reference formal semantics from SAIL-ISLA, a symbolic execution engine for ISAs. For Cranelift IR and external Rust terms, we refer to WebAssembly’s specification, Cranelift documentation, and the external Rust definitions.

In total, our verification effort covers 98 distinct rules with 377 type invocations, since each rule is tested against 1 to 10 possible type assignments. For most rules, we consider all Cranelift-supported integers up to 64 bits (i.e., 18, 116, 132, and 164), though we note that WebAssembly 1.0 only supports 32-bit and 64-bit integers. Rust supports 32-bit and 64-bit integers. rustc_codegen_cranelift is an alternative backend for the Rust language, uses the narrower types Crocus supports.

Table 1 shows the verification results for all 377 total type invocations. Recall that the six verification failures do not represent real bugs, since the context in which they are used does not require bitvector equivalence. With custom verification conditions, these rules verify successfully. 349 of the 377 invocations complete together within 5 minutes on a laptop. The 10 rules that time out on some type instantiations contain multiplication, division, remainder, and popcnt operations on bitvectors, which are difficult for SMT solvers to reason about for wider widths. Each of these rules fails with a counterexample within 10 seconds if we inject a flaw in the rule logic. Figure 4 presents the cumulative distribution function of verification times for each rule run in isolation as a Rust unit test (including the time for Rust test initialization).

4.2 What proportion of invoked rules has Crocus verified?

We instrument Cranelift to determine what proportion of invoked ISLE rules Crocus has verified. For the WebAssembly reference test suite, Crocus verifies 19.8% (50/253) of the unique ISLE rules used during compilation. (We use a version of the WebAssembly specification’s test suite that

### Table 1. Verification results for rules and type instantiations (because rules match on multiple possible types, potentially with different verification results) for integer operations from WebAssembly 1.0 to ARM aarch64. Note that the failures all succeed with custom (rather than bitvector equivalence) verification conditions.

<table>
<thead>
<tr>
<th>Rules</th>
<th>Total</th>
<th>Success</th>
<th>Timeout</th>
<th>Inapplicable</th>
<th>Failure</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>98</td>
<td>86 (all types) / 93 (any type)</td>
<td>10 (any type) / 5 (all types)</td>
<td>N/A</td>
<td>2 (0)</td>
</tr>
<tr>
<td>Type Instantiations</td>
<td>377</td>
<td>245</td>
<td>28</td>
<td>104</td>
<td>4 (0)</td>
</tr>
</tbody>
</table>

Q1 Can Crocus be applied to a meaningful set of ISLE rules?
Q2 For test and benchmark suites for WebAssembly and Rust, what proportion of invoked ISLE rules has Crocus verified?
Q3 Can Crocus reproduce prior, known Cranelift bugs?
Q4 Can Crocus help identify and fix new bugs?

We answer Q1 by verifying a natural subset of rules, those necessary to compile (to aarch64) integer computations in the latest major release of WebAssembly ("1.0" [66]). Crocus has preliminary support for some x86-64 instructions (see Section 4.3.1). Section 4.2 addresses Q2—we find that the rules we verify comprise 19.8% of the lowering rules invoked by the WebAssembly reference test suite.

To answer Q3, we choose two previously-discovered CVEs in ISLE rules (out of 14 Wasmtime CVEs at the time of submission, 10 of which do not involve ISLE); we also select an ISLE bug that was not assigned a CVE because it affects non-Wasm types. We annotate the buggy rules and present the counterexamples Crocus produces in Section 4.3.

Finally, in Section 4.4 we address Q4, outlining 2 new faults (both patched) that Crocus discovered. Crocus uncovering imprecise semantics, and 1 compiler mid-end bug that Crocus helped root-cause and patch. These case studies highlight that instruction-lowering rules are error-prone even for experienced compiler engineers: many of the issues were subtle interactions between constants, sign- and zero- extensions, and tricky bitwidth-specific reasoning. Moreover, to our knowledge, no new bugs have been discovered by any other means, e.g., any Cranelift fuzzers in rules verified by Crocus.

4.1 Is Crocus applicable to real rules?

We use Crocus to verify the instruction-lowering rules for all integer operations from WebAssembly’s 1.0 release to the ARM aarch64 backend. In addition, we verify most of the new integer operations in WebAssembly’s 2.0 version, which is currently in draft status. We choose these rules because WebAssembly uses integers for addressing computations, which means that logical issues in integer codegen most directly would lead to serious security vulnerabilities. We verify aarch64 rules because this backend is less well-tested than x86-64. The AArch64 backend rules we do not verify fall into four categories: (1) i128 types; (2) floating point; (3) SIMD (vector) instructions; and (4) side effects and control flow. We discuss further in Section 6.

Verification requires 136 total annotations (approximately 1000 LOC). For some ISA terms, we modify or cross-reference formal semantics from SAIL-ISLA, a symbolic execution engine for ISAs. For Cranelift IR and external Rust terms, we refer to WebAssembly’s specification, Cranelift documentation, and the external Rust definitions.

In total, our verification effort covers 98 distinct rules with 377 type invocations, since each rule is tested against 1 to 10 possible type assignments. For most rules, we consider all Cranelift-supported integers up to 64 bits (i.e., 18, 116, 132, and 164), though we note that WebAssembly 1.0 only supports 32-bit and 64-bit integers. rustc_codegen_cranelift is an alternative backend for the Rust language, uses the narrower types Crocus supports.

Table 1 shows the verification results for all 377 total type invocations. Recall that the six verification failures do not represent real bugs, since the context in which they are used does not require bitvector equivalence. With custom verification conditions, these rules verify successfully. 349 of the 377 invocations complete together within 5 minutes on a laptop. The 10 rules that time out on some type instantiations contain multiplication, division, remainder, and popcnt operations on bitvectors, which are difficult for SMT solvers to reason about for wider widths. Each of these rules fails with a counterexample within 10 seconds if we inject a flaw in the rule logic. Figure 4 presents the cumulative distribution function of verification times for each rule run in isolation as a Rust unit test (including the time for Rust test initialization).

4.2 What proportion of invoked rules has Crocus verified?

We instrument Cranelift to determine what proportion of invoked ISLE rules Crocus has verified. For the WebAssembly reference test suite, Crocus verifies 19.8% (50/253) of the unique ISLE rules used during compilation. (We use a version of the WebAssembly specification’s test suite that

---

10 All operations defined under section “4.3.2 Integer Operations” of the WebAssembly Specification Release 1.0.

11 We run experiments on a MacBook Pro Apple M2 Max, 12-core CPU, 32GB RAM, macOS 13.2.1.

12 Timed out after 6 hours.

13 The coverage numbers are based on a slighter earlier version of Crocus forked at Wasmtime/Cranelift’s commit 9556cb190fd7b76c, where we implemented basic tracing logic.
corresponds to the language features in Wasm 1.0, which notably excludes SIMD instructions.) To assess our coverage on integer types narrower than those that Wasm supports, we repeat this experiment on the rustc_codegen_cranelift test suite, an alternative backend for the Rust compiler that uses Cranelift as its code generator [10, 58]. Verified rules make up 15.8% (24/152) of the unique ISLE rules used during compilation. These numbers will grow as we enhance Crocus to additional memory operations and floating point (§6).

4.3 Can Crocus detect known bugs?

To answer our third question, we use Crocus to detect three known, recent Cranelift bugs. We select these bugs for their severity and because they occur in ISLE rules in scope for the current version of Crocus.

4.3.1 x86-64 addressing mode CVE (9.9/10 severity).

In under one second on a laptop, Crocus detects a previously-discovered 2023 CVE in Cranelift’s x86-64 instruction lowering that permitted a WebAssembly sandbox escape (§1) [25]. Crocus’s reproduction requires 13 new annotations to support terms in the x86-64 backend, which we had not previously covered (§4.1).

The bug appeared in this ISLE rule:

```plaintext
1 (rule
2 (amode_add (Amode.ImmReg off base)
3 (uextend (ishl x
4 (iconst shft)))))
5 (if (u32_lteq (u8_as_u32 shft) 3))
6 (Amode.ImmRegRegShift off base
7 (extend_reg x I64 (Extend.Zero) shft)))
```

This rule intends to take advantage of an x86-64 addressing mode that allows shifts to be computed within the instruction itself, before adding together address components. However, the core problem with this rule (§1) is that the LHS performs a shift on a 32-bit value (throwing away any bits that are shifted left beyond 32 bits), while the RHS performs the shift on a 4-bit value (throwing away bits shifted left beyond 64 bits), which lets the emitted shift modify bits beyond WebAssembly’s effective address space.

To see how the problem manifests, we will walk through the rule. The outermost LHS term, amode_add, is an intermediate term that earlier rules construct to model memory address computations that may be able to be folded into addressing modes. The second argument of the match, (extend_reg ...), is a Cranelift IR value that is a zero-extended shift operation (ishl) with a statically known, constant shift amount (shft). Conceptually, this corresponds to Wasm of the form: (i64.extend_i32_u (i32.shl <x> (i32.const <shft>) )). The rule’s if clause checks that the shift amount, shft, is less than or equal to 3. If all the above conditions hold and the rule matches, it emits a single addressing mode where the value x to be shifted is zero-extended, shifted by the static shft amount, and added to the other components of the computed address (base + off).

Crocus provides the following counterexample:

```
1 (amode_add
2 (Amode.ImmReg
3 [off|#x30c04100]
4 [base|#x0000000000000000])
5 (uextend
6 (ishl [x]|#xd0000920]
7 (iconst [shft|#x02])))
8 (Amode.ImmRegRegShift
9 [off|#x30c04100]
10 (gpr_new [base|#x0000000000000000]
11 (extend_to_gpr [x]|#xd0000920]
12 I64
13 [shft|#x02])
```

In this counterexample, the 32-bit value x, #xd0000920, has the most significant bit set. When x is shifted by the specified 2 bits to the left, the results differ on the LHS and RHS. As expected, the LHS throws away the shifted bits after 32 bits (e.g., the higher 32 bits of #0000_0000_70c0_6580 are zero). However, the RHS does not throw away the shifted bits after 32 bits, allowing non-zero bits beyond the expected effective address space: #0000_0003_70c0_6580!

The patch for this bug simply removes the rule entirely, so we did not verify the patch with Crocus.

4.3.2 aarch64 unsigned divide CVE (moderate severity).

Crocus reproduces a 2022 CVE in aarch64 instruction lowering in which divides with constant divisors were miscompiled. In this case, trying to write annotations was enough to highlight the root cause of the bug—that constant values, when used as divisors, were not correctly sign- or zero-extended according to signed or unsigned division.

The ISLE rules that matched on constant divisors for both udiv and sdiv—unsigned and signed divide—used the term imm on the RHS. imm models an immediate value that can be encoded in a machine instruction itself, lowering both the number of instructions and register pressure. At the time of this CVE, the ISLE signature for imm was:

```plaintext
1 (decl imm (Type u64) Reg)
```

This term’s intention was to take the immediate’s value as a u64 and place it in a register. When trying to annotate this term and the terms for signed constant divisors, though, an issue was immediately clear: imm provides no argument for whether narrow values should be sign- or zero-extended. Annotating zero-extension causes signed division to fail; choosing sign-extension causes unsigned division to fail. In practice, the external Rust implementation sign-extended, so

---

14 Lightly edited for brevity.
15 Lightly edited for brevity.
the bug surfaced in udiv instructions. The patched version of imm takes in an argument for the type of extension, and the rules for udiv and sdiv now successfully verify.16

4.3.3 aarch64 count-leading-sign bug. Crocus reproduces a pre-existing bug in the ISLE aarch64 lowering rule for cls, the instruction that counts the number of leading sign bits in a value (excluding the sign bit itself). The rule for narrow cls instructions must extend its input values, since Cranelift IR supports operations on narrow types like i8 and i16, while aarch64 only supports operations on 32- and 64-bit values. Unfortunately, the faulty version of the rule failed to properly extend:

```
(rule
  (lower (has_type I8 (cls x)))
  (a64_sub_imm I32
    (a64_cls I32 (zext32 x))
    24))
```

This rule matches on cls computations over 8-bit values. The RHS extends 8-bit x to 32 bits using zext32, and then computes a64_cls on this wider value. Finally, it subtracts 24 bits (32 – 8) to obtain the leading bit count on the narrow type. Crocus reports the following counterexample:

```
(rule
  (lower (has_type I8 (cls x|#b11111100|)))
  =>
  (output_reg
    (a64_sub_imm I32
      (a64_cls I32 (zext32 x|#b11111100|))
    24))
```

#b00000101 => #b1111111

In this counterexample, the LHS correctly computes that the value #b11111100 has 5 leading sign bits (1), excluding the sign bit itself. The RHS, however, zero-extends this value to 32 bits, then counts the new leading sign (0) to produce 23, and subtracts 24 to produce -1. The amended version of the rule uses a sign-extend instead of a zero-extend, and Crocus verifies it successfully.

4.4 Can Crocus find new bugs?

This section outlines Crocus’s discoveries in Cranelift so far: two bugs, both patched; a case of imprecise semantics; and a root cause analysis.

4.4.1 Another addressing mode bug. Crocus discovered a new correctness bug in an x86-64 addressing mode rule related to the one discussed in §4.3.1 (which was not identified by Cranelift engineers even in a subsequent close look at addressing mode rules). This rule was identical except that it did not have an explicit uextend (line 3 in §4.3.1)—the same bug could surface on a direct load of a 32-bit address. Cranelift developers determined that the bug would not be triggered in practice because on 64-bit targets, all addresses should be 64-bit typed, and frontends generate code in this form. However, nothing in the compiler backend validated this IR invariant and the bug could be triggered if frontend implementations changed. Cranelift engineers patched this issue immediately after we notified them of Crocus’s result.

4.4.2 Flawed negated constant rules. Crocus found an issue where 3 rules were unintentionally restricted to never fire in practice. This was a performance issue—optimizations did not apply as often as they should—but not a correctness issue. The three buggy rules all, in various ways, attempted but failed to find small, constant arguments that could be encoded in AArch64’s imm12 encoding. This is an optimization because it is an alternative to the more expensive option of using a separate load-immediate instruction.

This is one of the buggy rules Crocus discovered:

```
(rule
  (lower (has_type (fits_in_64 ty)
    (isub x (imm12_from_negated_value y))
  )
  (a64_add_imm ty x y)
```

The imm12_from_negated_value term matches when the second argument, after being negated, can be encoded into AArch64’s 12-bit immediate format. Matching negated constants allows a wider range of numbers to be encoded as immediates—checking for negated values essentially doubles the number of possible constants that can be encoded in 12 bits.

When run on this rule, though, Crocus warns that there are no distinct models—the rule only matches one set of input values. The issue is in the (external Rust) implementation of imm12_from_negated_value:

```
Imm12::maybe_from((n as u64).wrapping_neg() as u64)
```

In Cranelift’s IR, all constant integers are represented with Rust’s u64 type. This code takes the constant n’s underlying u64 value, negates it, and checks if it fits into an Imm12 immediate. Unfortunately, for any width of integer narrower than 64 bits, the only value this holds true for is zero! This is because Cranelift has an informal invariant that when a negative narrow value is stored as a constant, its value should be zero-extended—not sign-extended—into a u64 representation. Negating (wrapping_neg) a zero-extended constant always produces a 64-bit value with with left-filled ones, which will always fail the check Imm12::maybe_from because the highest bits on the 64-bit value are set.

Crocus discovered that, while not incorrect, this rule was useless—it never matched in practice. Our merged fix corrects this rule to negate the narrow constant and then zero extend the subsequent value.

4.4.3 Imprecise semantics for constants in Cranelift IR. Crocus also found that Cranelift had under-specified semantics for integer constant representations in IR. While

---

16Though as noted previously, Crocus times out on some wide divisions.
most Cranelift front-ends zero-extend narrow constant values to 64 bits, Crocus found that Cranelift’s own parser for unit tests sign-extends. The issue we filed is the site of ongoing discussion about enforcing clear semantics: since then, a fuzzer discovered a bug in Cranelift’s mid-end optimizations caused by the same imprecise semantics.

4.4.4 A mid-end root cause analysis. While we designed Crocus for ISLE’s lowering rules, we have found that it can reason about backend-agnostic rewrites—rewrites in the compiler “mid-end”—as well. In this case study, Crocus identified the root cause of a new bug—a boolean optimization rewriting false to true—before Cranelift engineers identified the root cause.

A Cranelift engineer ran Souper—a superoptimizer for LLVM [57]—on a subset of Cranelift IR and discovered that Cranelift was missing the boolean rewrite \( \text{or}(x, \neg y) = \text{or}(x, \neg \text{false}) \). To port this to ISLE, the engineer wrote a new rule with an explicit guard to check the for a bitwise-not between constants \( y \) and \( z \):\(^{17}\)

\[
\begin{align*}
    \text{(rule)} \\
    & (\text{simplify} \ (\text{bor} \ (\text{band} \ x \ (\text{iconst} \ y))) \\
    & \ \ \ \ \ \ (\text{iconst} \ z))) \\
    & (\text{if} \ (u64_{-}eq \ z \ (u64_{-}not \ y))) \\
    & (\text{bor} \ x \ z))
\end{align*}
\]

This rule passed code review and was merged, but broke an integration test with a \text{wasm} trap error that did not point to a root cause. Before the Cranelift engineers were able to complete a manual investigation, we extended Crocus analyze this rule (e.g., added annotations for mid-end terms) in under two hours. Crocus produced the following counterexample:\(^{18}\)

\[
\begin{align*}
    & (\text{bor} \ (\text{band} \ [x]\#b01 \ [y]\#b00)) \\
    & \ \ \ \ (\text{iconst} \ [z]\#b00)) \\
    & (\text{bor} \ [x]\#b01 \ [z]\#b00)) \\
    & \#b00 => \#b01
\end{align*}
\]

Crocus surfaces a subtle bug related to the semantics of ISLE’s if construct. Recall that terms in ISLE are partial functions. The semantics of ISLE’s terms with external Rust implementations are that a match should continue if the return value is \text{Some}(\ldots) and should not match if any LHS term returns \text{None}. Deceptively, because the Rust external definition of term \text{u64}_{-}eq in the prior rule returned \text{Some} (false) instead of \text{None} (that is, the boolean was defined, just \text{false}) this guard as written allowed the match to succeed!

To fix this bug, Cranelift engineers re-wrote the guard to actually check for \text{Some} (true). Crocus’s analysis also led Cranelift engineers to propose a longer-term solution—redesigning semantics of if to avoid similar mistakes in the future. Finally, after the patch was in, a Cranelift engineer said, “this would have taken me so much longer without the counterexample, really helpful!”

This case study has another unexpected takeaway: this bug occurred despite the optimization being harvested from \text{another formal-methods-based tool!} While the Souper super-optimizer is also based on the SMT theory of bitvectors, the subtle interaction between Souper-IR and ISLE semantics could not have been caught by Souper itself. This highlights the benefits of Crocus’s tight integration with ISLE’s own program representation: Crocus was able to root-cause this bug because it must reason about core ISLE semantics.

5 Related work

Compiler verification. Compiler verification research falls into two broad categories: lightweight verification of (parts of) existing compilers using solvers (e.g., \cite{45, 47, 48}), and clean-slate, foundational verification using proof assistants \cite{13} (e.g., CompCert \cite{44, 49}). Foundational verification provides end-to-end correctness guarantees at the cost of time and performance: typically, such verification takes experts many years \cite{68}, and makes serious optimizations impractical. There are manually verified lowering passes for CompCert \cite{50} and CakeML \cite{34, 69}, but not for production compilers that consider performance first-class.

Other works use solver-backed methods to verify portions of industrial compilers. Most closely related to Crocus, Alive \cite{52} verifies LLVM \cite{46} peephole optimization rules written in a DSL. Alive’s main challenge is undefined behavior; in contrast, Crocus need not reason about undefined behavior (because Cranelift IR was designed to avoid it), but must instead reconcile IR and ISA types. Crocus also must contend with a language for instruction selection where engineers can (and do) build new operators within the instruction lowering language itself, whereas Alive reasons about a subset of LLVM’s IR plus a small set of built-in predicates (e.g., \text{isPowerOf2}) for conditioning on program values. Further afield, Alive2 \cite{51} does translation validation on LLVM IR, and VeRA \cite{15} verifies range analysis in the Firefox JavaScript engine. Finally, Jitterbug \cite{59} verifies a Just-In-Time (JIT) compiler from BPF to native code, in a restricted setting where instruction selection entails simple “macro expansion” of one instruction at a time. While Jitterbug requires a substantially smaller TCB than Crocus, Crocus considers more complex backend instruction selection, with potentially M-to-N instead of just 1-to-N lowerings. For example, Cranelift’s AArch64 backend is around 3,600 lines of ISLE and 10,000 lines of Rust compared to Jitterbug’s AArch64 JIT’s 653 lines in their DSL (or 1,025 lines of equivalent C). While Crocus does not verify the entirety of the backend, our setting within the context of the larger, frequently-changing Cranelift project motivates our distinct design decisions.

---

\(^{17}\)Lightly edited for clarity and brevity.\(^{18}\)Example simplified and truncated to 2 bits for brevity.
**WebAssembly verification.** VeriWasm proves that individual binaries (produced by a specific compiler) do not violate Wasm’s safety guarantees [42]. VeriWasm does not prove compiler correctness, though, and places restrictions on how Wasm compilers can emit native code.\(^{19}\) In [14], the authors present a non-optimizing compiler to x86-64 that is verified to preserve sandbox safety, and a non-optimizing compiler from Wasm to Rust; in contrast, we verify the correctness of a production, optimizing compiler.

There is also work on mechanizing the Wasm specification [73] and formalizing Wasm in the K framework [37]. Other verification efforts look beyond the language and compiler: WaVE [41] verifies that interactions between the Wasm runtime and the host OS preserve safety guarantees; SecWasm [12] extends Wasm’s guarantees using information flow control; [62] bring verified cryptography to Wasm; and CT-Wasm extends Wasm with constant-time guarantees [74].

**Synthesizing instruction selectors.** The complexity of instruction selection has inspired work on automatically generating rules based on machine-language semantics. Because of their focus on portability vs. correctness, many instruction selector generators use ad hoc search procedures instead of solver-aided techniques [19, 21, 30, 39]. Others use solver-aided synthesis: LibFIRM [16], for example, uses SMT to synthesize new rules that cover about 75% of input instructions; using an existing, handwritten rule set for the rest. [26] uses a solver to generate high-coverage selection rules for diverse target architectures. Rake [2] synthesizes lowering rules from Halide [63] to digital signal processor ISAs, but its focus is on capturing complex data movement mechanics within vector registers instead of general-purpose instruction semantics. Though many compilers use a DSL to express instruction selection rules, to our knowledge Crocus is the first tool for verifying existing rules by modeling DSL semantics.

**Formal semantics for ISAs.** Several efforts formalize ISA semantics, including the SAIL language [4] and the K Framework [27]. In future work, we plan to extend Crocus to incorporate these existing semantic models to make it easier to verify instruction selection for new targets.

### 6 Future work

Crocus annotations are currently trusted. We can address this issue by deriving certain annotation from existing formal models. For example, Crocus can integrate SAIL semantics for aarch64 [4] and K framework semantics for x86-64 [27]. While neither Cranelift IR nor external Rust term definitions have formal semantics, we can raise assurance in our specifications by, for example, verifying them against their external Rust implementations [7, 8, 64].

Future work can extend Crocus to reason about floating point, more operations with side effects, some SIMD vector instructions, and wider integers. Crocus already incorporates annotations for some 128-bit vector instructions, because the implementation of popcnt on aarch64 uses them. Crocus can also be extended to automatically reason about rule priorities and to cover other backends and the mid-end optimizer.

We are working to upstream Crocus into mainline Cranelift, which raises research questions around usability: how can a formal methods tool best support engineers who are experts in their domain, but not necessarily in verification? We hope to explore these questions as we improve Crocus and as we build on Crocus to create more comprehensive verification infrastructure for other parts of the compiler.

### 7 Conclusion

Language-based technologies such as WebAssembly promise a more secure computing environment, where hosts can safely sandbox untrusted code to limited segments of memory. This software-level isolation fundamentally places a high burden on the compiler that produces the final executable in a machine-specific ISA. Crocus is a tool for verifying instruction-lowering rules in one such safety-critical compiler: the Cranelift code generator. Crocus’s key selling point is its modularity—Crocus’s annotation language allows concise semantics of individual terms to be added alongside definitions in ISLE, a feature-rich instruction-lowering DSL. With Crocus, compiler developers can reduce the risk of security-critical vulnerabilities in instruction lowering logic.

### 8 Acknowledgements

Thank you to Jamey Sharp, Nick Fitzgerald, Trevor Elliott, Björn Roy Baron, Till Schneider, John Regehr, the members of the Bytecode Alliance, participants in the Foundations of WebAssembly Dagstuhl seminar, and the anonymous ASPLOS reviewers for their constructive feedback on this work. Thank you to Michael McLoughlin for his help in testing and improving our artifact. The first author was partially supported by an NSF GRFP under DGE-1650441. The second author was in part supported by the AAUW Selected Professions Fellowship. This research was also supported by NSF grants 2124045 and CNS-2120642.

\(^{19}\)After discovering the anode bug described in the introduction, Cranelift engineers tried to update VeriWasm to operate on the current version of the backend, but determined it would be too large of an undertaking. See https://github.com/bytecodealliance/wasmtime/issues/6090.
A Artifact Appendix

A.1 Abstract
This appendix contains instructions for reproducing the empirical results we present in this work.

Our linked archival artifact packages:
- The Crocus verification tool: an SMT-based verification tool for the ISLE instruction lowering domain-specific language. Crocus is implemented as a fork of the Wasmtime/Cranelift repository.
- Annotations and Rust tests that invoke Crocus on rules in the ARM aarch64 backend (Table 1).
- Rust tests for six of the listed case studies (Section 4.3.1, Section 4.3.2, Section 4.3.3, Section 4.4.1, Section 4.4.2, Section 4.4.4), a Github issue for the 7th (Section 4.4.3).
- Python scripts to characterize the percent of rules we have covered (Section 4.2) and the verification runtimes (Figure 4).

A.2 Artifact check-list (meta-information)
- **Algorithm**: Satisfiability Modulo Theories (SMT), compiler verification, instruction selection.
- **Output**: Categorical verification results, verification times.
- **Experiments**: Rust test suite for verification results, Rust tests for 6 case studies, Github issue for 8th case study, Python coverage experiment, Python CDF generation script.
- **How much disk space required (approximately)**: 8 GB.
- **How much time is needed to prepare workflow (approximately)**: 1-2 hours.
- **How much time is needed to complete experiments (approximately)**: 15 minutes.
- **Publicly available?**: Yes.
- **Code licenses?**: MIT License.
- **Archived?**: Yes: https://doi.org/10.5281/zenodo.10433722.

A.3 Description
A.3.1 How to access. We have made our artifact in two formats:
- (Recommended) A Docker image with all software dependencies pre-installed.
- Instructions to install the required open-source tools from package managers and Github repositories.

The instructions to download our virtual image or install from source can be found here:
https://github.com/avanhatt/asplos24-ae-crocus

A.3.2 Hardware dependencies. The majority of our evaluation requires only a CPU (we recommend one with at least 8GB RAM and 8GB available disk space).

To fully reproduce one result, our rule coverage experiment (Section 4.2), we require a processor with ARM aarch64 (e.g., an M1 or M2 Mac). However, we have including pre-saved build traces for aarch64 compilations as well as the scripts to analyze them, in case a reviewer does not have access to an ARM aarch64 machine.

A.3.3 Software dependencies. Our Docker image uses an Ubuntu base image and should be usable across any host OS that supports Docker without additional software dependencies. Some results take the form of PDFs/images.

Our software dependencies if installing from source include Rust/Cargo, Python 3 (including some specific packages), and Z3.

A.3.4 Data sets. Not applicable. The rules we verify are source code within the Wasmtime/Cranelift repository itself.

A.3.5 Models. Not applicable.

A.4 Installation
The Docker image has all requirements pre-installed. Full instructions for either installation method can be found here: https://github.com/avanhatt/asplos24-ae-crocus

A.5 Experiment workflow
We provide Rust invocations and Python scripts and to reproduce the results within our paper. We use a Python script to wrap our Wasmtime 1.0-to-Arm-aarch64 rules (Table 1), calculate rule counts, and print a TeX or ASCII-formatted table. The case studies use direct Rust cargo invocations/tests (or in one case, a link to the relevant Github issue). The Python script for coverage compilers code with additional debug tracing then computes statistics. The Python script for verification times runs and times Rust cargo unit tests and produces the summary CDF.

A.6 Evaluation and expected results
Our goal with this artifact is to let other researchers reproduce the verification results, charts, and tables within our paper. This includes our Wasmtime 1.0-to-Arm-aarch64 rules (Table 1) verification results, case studies verification results (Section 4.3.1, Section 4.3.2, Section 4.3.3, Section 4.4.1, Section 4.4.2, Section 4.4.4, Section 4.4.3), rule coverage results (Section 4.2), and brief verification runtime results (Figure 4).

The core verification results should reproduce those in the paper, although the specific counterexample bitvectors may vary due to non-determinism in the underlying solver. The verification times are less central to this paper’s contribution, but should fall fairly close to those reported in the evaluation depending on the characteristics of the machine on which experiments are run.

A.7 Methodology
Submission, reviewing and badging methodology:
- https://www.acm.org/publications/policies/artifact-review-badging
- http://cTuning.org/ae/submission-20201122.html
- http://cTuning.org/ae/reviewing-20201122.html
References


[34] Anthony Fox, Magnus O Myreen, Yong Kiam Tan, and Ramana Kumar. Verified compilation of CakeML to multiple machine-code targets. 2017. URL: https://doi.org/10.31810/s018610.3018621.


