

CS 240, Fall 2014      WELLESLEY CS

## Virtual Memory (VM)

- Overview and motivation
- VM as tool for caching
- Address translation
- VM as tool for memory management
- VM as tool for memory protection

**Memory as a contiguous array of bytes is a lie! Why?**

1

CS 240, Fall 2014      WELLESLEY CS

## Problem 1: How Does Everything Fit?

64-bit addresses can address several exabytes  
( $18,446,744,073,709,551,616$  bytes)

Physical main memory offers a few gigabytes  
(e.g. 8,589,934,592 bytes)

(Actually, it's smaller than that dot compared to virtual memory.)

1 virtual address space per process, with many processes...

2

CS 240, Fall 2014      WELLESLEY CS

## Problem 2: Memory Management

Process 1  
Process 2  
Process 3  
...  
Process n

X stack heap .text .data ...

Physical main memory

3

CS 240, Fall 2014      WELLESLEY CS

## Problem 3: How To Protect

Physical main memory

Process i  
Process j

## Problem 4: How To Share?

Physical main memory

Process i  
Process j

4

CS 240, Fall 2014      WELLESLEY CS

## Indirection

**"Any problem in computer science can be solved by adding another level of indirection."** —David Wheeler, inventor of the subroutine (a.k.a. procedure)

**Without Indirection**

**With Indirection**

What if I want to move Thing?

5

CS 240, Fall 2014      WELLESLEY CS

## Indirection

**Indirection:** the ability to reference something using a name, reference, or container instead the value itself. A flexible mapping between a name and a thing allows changing the thing without notifying holders of the name.

**Without Indirection**

**With Indirection**

**Examples of indirection:**

- Domain Name Service (DNS): translation from name to IP address
- phone system: cell phone number portability
- snail mail: mail forwarding
- 911: routed to local office
- Dynamic Host Configuration Protocol (DHCP): local network address assignment
- call centers: route calls to available operators, etc.

6

CS 240, Fall 2014      WELLESLEY CS

## Indirection in Virtual Memory

Each process gets its own private virtual address space  
Solves the previous problems

7

CS 240, Fall 2014      WELLESLEY CS

## Address Spaces





**Virtual address space:** Set of  $N = 2^n$  virtual addresses  
 $\{0, 1, 2, 3, \dots, N-1\}$





**Physical address space:** Set of  $M = 2^m$  physical addresses ( $n \geq m$ )  
 $\{0, 1, 2, 3, \dots, M-1\}$





**Every byte in main memory has:**





- one physical address
- zero, one, or more virtual addresses





8






















**CS 240, Fall 2014**      **WELLESLEY CS**

### Simple Memory System Page Table

Only showing first 16 entries (out of 256 =  $2^8$ )

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	-	0
05	16	1
06	-	0
07	-	0
08	13	1
09	17	1
0A	09	1
0B	-	0
0C	-	0
0D	2D	1
0E	11	1
0F	0D	1

What about a real address space? Read more in the book...

36

CS 240, Fall 2014      WELLESLEY CS

### Simple Memory System TLB

16 entries  
4-way associative

TLB ignores page offset. Why?

Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

37

CS 240, Fall 2014      WELLESLEY CS

### Simple Memory System Cache

16 lines, 4-byte block size  
Physically addressed  
Direct mapped

Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	-	-	-	-
2	18	1	00	02	04	08
3	36	0	-	-	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	-	-	-	-
7	16	1	11	C2	DF	03
8	24	1	3A	00	51	89
9	2D	0	-	-	-	-
A	2D	1	93	15	DA	3B
B	08	0	-	-	-	-
C	12	0	-	-	-	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	-	-	-	-

38

CS 240, Fall 2014      WELLESLEY CS

### Address Translation Example #1

Virtual Address: 0x03D4

TLB tag: 000001111001000  
TLB index: 000001111001000  
virtual page number: 000001111001000  
page offset: 000001111001000

virtual page #0x0F TLB index 3    TLB tag 0x03    TLB Hit? Y    Page Fault? N    physical page #: 0x0D

TLB

Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

CS 240, Fall 2014      WELLESLEY CS

### Address Translation Example #1

Cache

Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	-	-	-	-
2	18	1	00	02	04	08
3	36	0	-	-	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	-	-	-	-
7	16	1	11	C2	DF	03
8	24	1	3A	00	51	89
9	2D	0	-	-	-	-
A	2D	1	93	15	DA	3B
B	08	0	-	-	-	-
C	12	0	-	-	-	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	-	-	-	-

Physical Address: 0x354

cache offset: 0    cache index: 0x5    cache tag: 0xD    Hit?: Y    Byte: 0x36

40

CS 240, Fall 2014      WELLISLEY CS

## Address Translation Example #2

**Virtual Address: 0x0B8BF**

Virtual address bits:

- TLB tag: 13 to 9
- TLB index: Bit 8
- virtual page number: 7 to 4
- page offset: 3 to 0

virtual page number 0x2E    TLB index 2    TLB tag 0xB    TLB Hit? N    Page Fault? ?  physical page #: TBD

Set	Tag	PPN	Valid									
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

Address Translation Example #3										WELLESLEY CS	
Virtual Address: 0x0020											
virtual page # <u>0x00</u> TLB index <u>0</u> TLB tag <u>0x00</u> TLB Hit? <u>N</u> Page Fault? <u> </u> physical page #: <u> </u>											
TLB											
Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN
0	03	-	0	09	0D	1	00	-	0	07	02
1	03	2D	1	02	-	0	04	-	0	0A	-
2	02	-	0	08	-	0	06	-	0	03	-
3	07	-	0	03	0D	1	0A	34	1	02	-

CS 240, Fall 2014      WELLESLEY CS

## Address Translation Example #3

**Virtual Address: 0x0020**

TLB tag									TLB index						
13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	1	0	0	0	0	0		

virtual page number      page offset

virtual page #0x00 TLB index 0    TLB tag 0x00    TLB Hit? N    Page Fault? N    physical page #: 0x28

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	-	0
05	16	1
06	-	0
07	-	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
0B	-	0
0C	-	0
0D	2D	1
0E	11	1
0F	0D	1

Page table

Cache		Address Translation Example #3											
Idx	Tag	Valid	B0	B1	B2	B3	Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	—	—	—	—	9	2D	0	—	—	—	—
2	18	1	00	02	04	08	A	2D	1	93	15	DA	3B
3	36	0	—	—	—	—	B	08	0	—	—	—	—
4	32	1	43	6D	8F	09	C	12	0	—	—	—	—
5	00	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	—	—	—	—	E	13	1	83	77	1B	D3
7	16	1	11	C2	Df	03	F	14	0	—	—	—	—

Physical Address: 0xA20

```

graph TD
    PA[Physical Address: 0xA20] --> CT[cache tag]
    PA --> CI[cache index]
    PA --> CO[cache offset]
    CT --> PPN[physical page number]
    CI --> PPO[physical page offset]
    CO
  
```

11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	0	0	0	1	0	0	0	0	0	0

cache offset 0    cache index 0x8    cache tag 0x28    Hit? N    Byte: Mem

CS 240, Fall 2014 WELLISLEY CS

## Summary

### Programmer's view of virtual memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

### System view of virtual memory

- Uses memory efficiently by caching virtual memory pages
  - Efficient only because of locality
- Simplifies memory management and sharing
- Simplifies protection by providing a convenient interpositioning point to check permissions

CS 240, Fall 2014      WELLESLEY CS

# Memory System Summary

## L1/L2 Memory Cache

- Purely a speed-up technique
- Behavior invisible to application programmer and (mostly) OS
- Implemented totally in hardware

## Virtual Memory

- Supports many OS-related functions
  - Process creation, task switching, protection
- Operating System (software)
  - Allocates/shares physical memory among processes
  - Maintains high-level tables tracking memory type, source, sharing
  - Handles exceptions, fills in hardware-defined mapping tables
- Hardware
  - Translates virtual addresses via mapping tables, enforcing permissions
  - Accelerates mapping via translation cache (TLB)

CS 240, Fall 2014      WELLLESLEY CS

# Memory System Summary

## L1/L2 Memory Cache


- Controlled by hardware
- Programmer cannot control it
- Programmer *can* write code in a way that takes advantage of it

## Virtual Memory

- Controlled by OS and hardware
- Programmer cannot control mapping to physical memory
- Programmer can control sharing and some protection
  - via OS functions (not in 351)

CS 240, Fall 2014

WELLESLEY CS



49