

CS 240, Fall 2014 WELLESLEY CS

Virtual Memory (VM)

Overview and motivation

- VM as tool for caching
- Address translation
- VM as tool for memory management
- VM as tool for memory protection

Memory as a contiguous array of bytes is a lie! Why?

1

CS 240, Fall 2014 WELLESLEY CS

Problem 1: How Does Everything Fit?

64-bit addresses can address several exabytes (18,446,744,073,709,551,616 bytes)

Physical main memory offers a few gigabytes (e.g. 8,589,934,592 bytes)

(Actually, it's smaller than that dot compared to virtual memory.)

1 virtual address space per process, with many processes...

2

CS 240, Fall 2014 WELLESLEY CS

Problem 2: Memory Management

Process 1
Process 2
Process 3
...
Process n

X

stack
heap
.text
.data
...

What goes where?

Physical main memory

3

CS 240, Fall 2014 WELLESLEY CS

Problem 3: How To Protect

Process i

Process j

Physical main memory

Problem 4: How To Share?

Process i

Process j

Physical main memory

4

CS 240, Fall 2014 WELLESLEY CS

Indirection

"Any problem in computer science can be solved by adding another level of indirection." —David Wheeler, inventor of the subroutine (a.k.a. procedure)

Without Indirection

With Indirection

What if I want to move Thing?

5

CS 240, Fall 2014 WELLESLEY CS

Indirection

Indirection: the ability to reference something using a name, reference, or container instead the value itself. A flexible mapping between a name and a thing allows changing the thing without notifying holders of the name.

Without Indirection

With Indirection

Examples of indirection:

- Domain Name Service (DNS): translation from name to IP address
- phone system: cell phone number portability
- snail mail: mail forwarding
- 911: routed to local office
- Dynamic Host Configuration Protocol (DHCP): local network address assignment
- call centers: route calls to available operators, etc.

6

CS 240, Fall 2014 WELLESLEY CS

Indirection in Virtual Memory

Each process gets its own private virtual address space
Solves the previous problems

7

CS 240, Fall 2014 WELLESLEY CS

Address Spaces





Virtual address space: Set of $N = 2^n$ virtual addresses
 $\{0, 1, 2, 3, \dots, N-1\}$





Physical address space: Set of $M = 2^m$ physical addresses ($n \geq m$)
 $\{0, 1, 2, 3, \dots, M-1\}$

Every byte in main memory has:

- one physical address
- zero, one, or more virtual addresses

8





CS 240, Fall 2014 WELLESLEY CS

Address Translation: Page Tables

A **page table** is an array of **page table entries** (PTEs) that maps virtual pages to physical pages.

Physical page number or disk address

Valid	0	null
PTE 0	1	VP 1
	1	VP 2
	1	VP 7
	0	VP 4
	1	
	0	null
PTE 7	0	
	1	

Physical memory (DRAM)

VP 1	PP 0
VP 2	
VP 7	
VP 4	PP 3

Virtual memory (disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7

stored in physical memory managed by HW (MMU), OS

Memory resident page table (DRAM)

How many page tables are in the system?
One per process

17

CS 240, Fall 2014 WELLESLEY CS

Address Translation With a Page Table

Page table base register (PTBR)

Virtual address (VA)

Virtual page number (VPN) Virtual page offset (VPO)

Page table

Valid Physical page number (PPN)

Valid bit = 0: page not in memory (page fault)

Physical page number (PPN) Physical page offset (PPO)

Physical address (PA)

common case: pure-hardware translation

This feels familiar...

18

CS 240, Fall 2014 WELLESLEY CS

Page Hit

Page hit: reference to VM byte in physical memory

Virtual address

Physical page number or disk address

Valid	0	null
PTE 0	1	VP 1
	1	VP 2
	1	VP 7
	0	VP 4
	1	
	0	null
PTE 7	0	
	1	

Physical memory (DRAM)

VP 1	PP 0
VP 2	
VP 7	
VP 4	PP 3

Virtual memory (disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7

Memory resident page table (DRAM)

19

CS 240, Fall 2014 WELLESLEY CS

Page Fault

Page fault: reference to VM byte NOT in physical memory

Virtual address

Physical page number or disk address

Valid	0	null
PTE 0	1	VP 1
	1	VP 2
	1	VP 7
	0	VP 4
	1	
	0	null
PTE 7	0	
	1	

Physical memory (DRAM)

VP 1	PP 0
VP 2	
VP 7	
VP 4	PP 3

Virtual memory (disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7

Memory resident page table (DRAM)

What happens when a page fault occurs?

20

CS 240, Fall 2014 WELLESLEY CS

Page Fault

Process accesses virtual memory location that's not in physical memory.

Returns to faulting instruction: `sw` is executed *again*!

21

CS 240, Fall 2014 WELLESLEY CS

Handling Page Fault

Page miss causes page fault (an exception)
Page fault handler selects a *victim* to be evicted (here VP 4)

22

CS 240, Fall 2014 WELLESLEY CS

Handling Page Fault

Page miss causes page fault (an exception)
Page fault handler selects a *victim* to be evicted (here VP 4)
Offending instruction re-executed: page hit!

23

CS 240, Fall 2014 WELLESLEY CS

Why can virtual memory be fast?

Locality.





working set: all virtual pages that a process is “actively” accessing at a point in time
better temporal locality = smaller working set



If (working set size of one process < main memory size):
Good performance for one process after compulsory misses

But if
SUM(working set sizes of all processes) > main memory size:
Thrashing: Performance meltdown where pages are swapped (copied) between memory and disk continuously. CPU always waiting or paging.
Full quote from David Wheeler: “Every problem in computer science can be solved by adding another level of indirection, but that usually will create another problem.”

It's not fast yet...

24





CS 240, Fall 2014 WELLESLEY CS

Hmm... translation sounds slow!

Each access = 2 accesses: load PTE, access requested address

PTEs *may* be cached, but may be evicted.

L1 cache hit still requires 1-3 cycles

What can we do to make this faster?

31

CS 240, Fall 2014 WELLESLEY CS




Speeding up Translation with a TLB

Solution: add another cache!

Translation Lookaside Buffer (TLB):

- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete *page table entries* for small number of pages
- Modern Intel processors: 128 or 256 entries in TLB
- Much faster than a page table lookup in cache/memory

32



CS 240, Fall 2014 WELLESLEY CS

Simple Memory System Page Table

Only showing first 16 entries (out of $256 = 2^8$)

VPN	PPN	Valid
00	28	1
01	—	0
02	33	1
03	02	1
04	—	0
05	16	1
06	—	0
07	—	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
0B	—	0
0C	—	0
0D	2D	1
0E	11	1
0F	0D	1

What about a real address space? Read more in the book...

36

CS 240, Fall 2014 WELLESLEY CS

Simple Memory System TLB

16 entries
4-way associative

TLB ignores page offset. Why?

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	—	0	09	0D	1	00	—	0	07	02	1
1	03	2D	1	02	—	0	04	—	0	0A	—	0
2	02	—	0	08	—	0	06	—	0	03	—	0
3	07	—	0	03	0D	1	0A	34	1	02	—	0

37

CS 240, Fall 2014 WELLESLEY CS

Simple Memory System Cache

16 lines, 4-byte block size
Physically addressed
Direct mapped

Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	—	—	—	—
2	1B	1	00	02	04	08
3	36	0	—	—	—	—
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	—	—	—	—
7	16	1	11	C2	DF	03

Idx	Tag	Valid	B0	B1	B2	B3
8	24	1	3A	00	51	89
9	2D	0	—	—	—	—
A	2D	1	93	15	DA	3B
B	0B	0	—	—	—	—
C	12	0	—	—	—	—
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	—	—	—	—

38

CS 240, Fall 2014 WELLESLEY CS

Address Translation Example #1

Virtual Address: 0x03D4

virtual page #0x0F TLB index 3 TLB tag 0x03 TLB Hit? Y Page Fault? N physical page #: 0x0D

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	—	0	09	0D	1	00	—	0	07	02	1
1	03	2D	1	02	—	0	04	—	0	0A	—	0
2	02	—	0	08	—	0	06	—	0	03	—	0
3	07	—	0	03	0D	1	0A	34	1	02	—	0

TLB

40

CS 240, Fall 2014 WELLESLEY CS

Address Translation Example #1

Cache

Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	—	—	—	—
2	1B	1	00	02	04	08
3	36	0	—	—	—	—
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	—	—	—	—
7	16	1	11	C2	DF	03

Idx	Tag	Valid	B0	B1	B2	B3
8	24	1	3A	00	51	89
9	2D	0	—	—	—	—
A	2D	1	93	15	DA	3B
B	0B	0	—	—	—	—
C	12	0	—	—	—	—
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	—	—	—	—

Physical Address: 0x354

cache offset: 0 cache index 0x5 cache tag 0x0D Hit? Y Byte: 0x36

40

CS 240, Fall 2014 WELLESLEY CS

Address Translation Example #2

Virtual Address: 0x0B8F

TLB tag TLB index

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1	1	1	0	0	0	1	1	1	1

virtual page number page offset

virtual page #0x2E TLB index 2 TLB tag 0x0B TLB Hit? N Page Fault? ? physical page #: TBD

TLB

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	—	0	09	0D	1	00	—	0	07	02	1
1	03	2D	1	02	—	0	04	—	0	0A	—	0
2	02	—	0	08	—	0	06	—	0	03	—	0
3	07	—	0	03	0D	1	0A	34	1	02	—	0

41

CS 240, Fall 2014 WELLESLEY CS

Address Translation Example #3

Virtual Address: 0x0020

TLB tag TLB index

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	1	0	0	0	0	0

virtual page number page offset

virtual page #0x00 TLB index 0 TLB tag 0x00 TLB Hit? N Page Fault? physical page #:

TLB

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	—	0	09	0D	1	00	—	0	07	02	1
1	03	2D	1	02	—	0	04	—	0	0A	—	0
2	02	—	0	08	—	0	06	—	0	03	—	0
3	07	—	0	03	0D	1	0A	34	1	02	—	0

42

CS 240, Fall 2014 WELLESLEY CS

Address Translation Example #3

Virtual Address: 0x0020

TLB tag TLB index

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	1	0	0	0	0	0

virtual page number page offset

virtual page #0x00 TLB index 0 TLB tag 0x00 TLB Hit? N Page Fault? N physical page #: 0x28

Page table

VPN	PPN	Valid	VPN	PPN	Valid
00	28	1	08	13	1
01	—	0	09	17	1
02	33	1	0A	09	1
03	02	1	0B	—	0
04	—	0	0C	—	0
05	16	1	0D	2D	1
06	—	0	0E	11	1
07	—	0	0F	0D	1

43

CS 240, Fall 2014 WELLESLEY CS

Address Translation Example #3

Cache

Idx	Tag	Valid	B0	B1	B2	B3	Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	—	—	—	—	9	2D	0	—	—	—	—
2	18	1	00	02	04	08	A	2D	1	93	15	DA	3B
3	36	0	—	—	—	—	B	08	0	—	—	—	—
4	32	1	43	60	8F	09	C	12	0	—	—	—	—
5	00	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	—	—	—	—	E	13	1	83	77	18	D3
7	16	1	11	C2	0F	03	F	14	0	—	—	—	—

Physical Address: 0xA20

cache tag cache index cache offset

11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0	1	0	0	0	0	0	0

physical page number physical page offset

cache offset 0 cache index 0x8 cache tag 0x28 Hit? N Byte: Mem

44

CS 240, Fall 2014 WELLESLEY CS

Summary

Programmer's view of virtual memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

System view of virtual memory

- Uses memory efficiently by caching virtual memory pages
- Efficient only because of locality
- Simplifies memory management and sharing
- Simplifies protection by providing a convenient interpositioning point to check permissions

45

CS 240, Fall 2014 WELLESLEY CS

Memory System Summary

L1/L2 Memory Cache

- Purely a speed-up technique
- Behavior invisible to application programmer and (mostly) OS
- Implemented totally in hardware

Virtual Memory

- Supports many OS-related functions
 - Process creation, task switching, protection
- Operating System (software)
 - Allocates/shares physical memory among processes
 - Maintains high-level tables tracking memory type, source, sharing
 - Handles exceptions, fills in hardware-defined mapping tables
- Hardware
 - Translates virtual addresses via mapping tables, enforcing permissions
 - Accelerates mapping via translation cache (TLB)

46

CS 240, Fall 2014 WELLESLEY CS

Memory System Summary

L1/L2 Memory Cache

- Controlled by hardware
- Programmer cannot control it
- Programmer *can* write code in a way that takes advantage of it

Virtual Memory

- Controlled by OS and hardware
- Programmer cannot control mapping to physical memory
- Programmer can control sharing and some protection via OS functions (not in 351)

47

CS 240, Fall 2014 WELLESLEY CS

48

