## The Processor: Instruction Set Architecture + Microarchitecture

Complete the following table (only the blanks, not the ??):
(You get to simulate the program on the next page)

| Address | Opcode | Operation | $\mathbf{s}$ | $\mathbf{t}$ | $\mathbf{d} /$ Offset |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $0 \times 0-0 \times 1$ | $\mathbf{0 0 1 1}$ | SUB | 5 | 5 | 5 |  |
| $0 \times 2-0 \times 3$ | $\mathbf{0 0 0 0}$ | LW | 6 | 7 | 4 |  |
| $0 \times 4-0 \times 5$ | $\mathbf{0 1 1 1}$ | BEQ | 6 | 0 | 3 |  |
| $0 \times 6-0 \times 7$ | $\mathbf{0 0 1 0}$ | ADD | 7 | 5 | 5 |  |
| $0 \times 8-0 \times 9$ | $\mathbf{0 0 1 1}$ | SUB | 6 | 1 | 6 |  |
| $0 \times A-0 \times B$ | $\mathbf{0 1 1 1}$ | BEQ | 6 | 1 | -4 |  |
| $0 \times C-0 \times D$ | 0001 | SW | 6 | 5 | 4 |  |
| $0 \times E-0 \times F$ | HALT |  |  |  |  |  |


| Register File |  |
| :--- | :--- |
| Reg | Contents |
| R5 | ?? |
| R6 | 2 |
| R7 | $? ?$ |


| Data Memory |  |  |
| :--- | :--- | :--- |
| Address | Contents |  |
| $0 \times 4-0 \times 5$ | $? ?$ | $? ?$ |
| $0 \times 6-0 \times 7$ | 3 | 0 |



Given the state of the register file and data memory, simulate each step of the program and record the state of the program counter, register file, and data memory after each step, as well as the outputs of the control unit that enabled the execution of the instruction.

| Instruction in Memory (in Assembly Syntax) | PC | Reg File Changes | Data Memory Changes | ALU Control | Mem Load | Mem Store | Reg Write | Branch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUB R5, R5, R5 | 0x2 | $\mathrm{R} 5=0$ | n/a | 0110 | 0 | 0 | 1 | 0 |
| LW R7, 4(R6) | 0x4 | $\mathrm{R} 7=3$ | n/a | 0010 | 1 | 0 | 1 | 0 |
| BEQ R6, R0, 3 | 0x6 | n/a | n/a | 0110 | 0 | 0 | 0 | 1 |
| ADD R7, R5, R5 | 0x8 | $\mathrm{R} 5=3$ | n/a | 0010 | 0 | 0 | 1 | 0 |
| SUB R6, R1, R6 | 0xA | $\mathrm{R} 6=1$ | n/a | 0110 | 0 | 0 | 1 | 0 |
| BEQ R6, R1, -4 | 0x4 | n/a | n/a | 0110 | 0 | 0 | 0 | 1 |
| BEQ R6, R0, 3 | 0x6 | n/a | n/a | 0110 | 0 | 0 | 0 | 1 |
| ADD R7, R5, R5 | 0x8 | $\mathrm{R} 5=6$ | n/a | 0010 | 0 | 0 | 1 | 0 |
| SUB R6, R1, R6 | 0xA | $\mathrm{R} 6=0$ | n/a | 0110 | 0 | 0 | 1 | 0 |
| BEQ R6, R1, -4 | 0xC | n/a | n/a | 0110 | 0 | 0 | 0 | 1 |
| *(BEQ R6, R0, 3) | (0x6) | ( $\mathrm{n} / \mathrm{a}$ ) | (n/a) | (0110) | (0) | (0) | (0) | (1) |
| SW R5, 4(R6) | 0xE | n/a | 6 at $0 \times 4$ | 0010 | 1 | 1 | 0 | 0 |
| HALT |  |  |  |  |  |  |  |  |

In the given program, the instruction marked with * (BEQ R6, R0, 3) doesn't execute (again). What changes to the instruction at 0xA - 0xB, BEQ R6, R1, -4 (which is also the instruction that would execute before the * instruction), can you make so that the new program gives the same result as the original one?
(The run of the new program should be very similar to the original, only because of the given values in the register.)

