

# HW ISA

(HW = Hardware or Hogwarts?)  
An example made-up instruction set architecture

## Word size = 16 bits

- Register size = 16 bits.
- ALU computes on 16-bit values.

**Memory is byte-addressable**, accesses full words (byte pairs).

## 16 registers: R0 - R15

- R0 always holds hardcoded 0
- R1 always holds hardcoded 1
- R2 - R15: general purpose

**Instructions are 1 word in size.**

**Separate instruction memory.**

## Program Counter (PC) register

- holds address of next instruction to execute.

| Address | Contents                           |
|---------|------------------------------------|
| 0       | First instruction, low-order byte  |
| 1       | First instruction, high-order byte |
| 2       | Second instruction, low-order byte |
| ...     | ...                                |

## R: Register File

| Reg | Contents | Reg | Contents |
|-----|----------|-----|----------|
| R0  | 0x0000   | R8  |          |
| R1  | 0x0001   | R9  |          |
| R2  |          | R10 |          |
| R3  |          | R11 |          |
| R4  |          | R12 |          |
| R5  |          | R13 |          |
| R6  |          | R14 |          |
| R7  |          | R15 |          |

## M: Data Memory

| Address   | Contents |
|-----------|----------|
| 0x0 - 0x1 |          |
| 0x2 - 0x3 |          |
| 0x4 - 0x5 |          |
| 0x6 - 0x7 |          |
| 0x8 - 0x9 |          |
| 0xA - 0xB |          |
| 0xC - 0xD |          |
| ...       |          |

## IM: Instruction Memory

| Address   | Contents |
|-----------|----------|
| 0x0 - 0x1 |          |
| 0x2 - 0x3 |          |
| 0x4 - 0x5 |          |
| 0x6 - 0x7 |          |
| 0x8 - 0x9 |          |
| ...       |          |

## Program Counter

PC

Processor Loop

- $ins \leftarrow IM[PC]$
- $PC \leftarrow PC + 2$
- Do  $ins$

HW ISA Abstract Machine

# HW ISA

## Instructions

MSB 16-bit Encoding LSB

| Assembly Syntax    | Meaning   | Opcode | Rs | Rt | Rd      |
|--------------------|---|--------|----|----|---------|
| ADD Rs, Rt, Rd     | $R[d] \leftarrow R[s] + R[t]$                             | 0010   | s  | t  | d       |
| SUB Rs, Rt, Rd     | $R[d] \leftarrow R[s] - R[t]$                             | 0011   | s  | t  | d       |
| AND Rs, Rt, Rd     | $R[d] \leftarrow R[s] \& R[t]$                            | 0100   | s  | t  | d       |
| OR Rs, Rt, Rd      | $R[d] \leftarrow R[s]   R[t]$                             | 0101   | s  | t  | d       |
| LW Rt, offset(Rs)  | $R[t] \leftarrow M[R[s] + offset]$                        | 0000   | s  | t  | offset  |
| SW Rt, offset(Rs)  | $M[R[s] + offset] \leftarrow R[t]$                        | 0001   | s  | t  | offset  |
| BEQ Rs, Rt, offset | If $R[s] == R[t]$ then<br>$PC \leftarrow PC + offset * 2$ | 0111   | s  | t  | offset  |
| JMP offset         | $PC \leftarrow offset * 2$                                | 1000   | o  | f  | f s e t |

(R = register file, M = memory)

### R: Register File

| Reg | Contents | Reg | Contents |
|-----|----------|-----|----------|
| R0  | 0x0000   | R8  |          |
| R1  | 0x0001   | R9  |          |
| R2  |          | R10 |          |
| R3  |          | R11 |          |
| R4  |          | R12 |          |
| R5  |          | R13 |          |
| R6  |          | R14 |          |
| R7  |          | R15 |          |

### M: Data Memory

| Address   | Contents |      |
|-----------|----------|------|
| 0x0 – 0x1 | 0x46     | 0x12 |
| 0x2 – 0x3 | 0xA9     | 0x56 |
| 0x4 – 0x5 |          |      |
| 0x6 – 0x7 |          |      |
| 0x8 – 0x9 |          |      |
| 0xA – 0xB |          |      |
| 0xC – 0xD |          |      |
| ...       |          |      |

Program Counter

PC

Processor Loop

1.  $ins \leftarrow IM[PC]$
2.  $PC \leftarrow PC + 2$
3. Do *ins*

HW ISA Abstract Machine

IM: Instruction Memory

| Address   | Contents       |
|-----------|----------------|
| 0x0 – 0x1 | LW R3, 0(R0)   |
| 0x2 – 0x3 | LW R4, 2(R0)   |
| 0x4 – 0x5 | AND R3, R4, R5 |
| 0x6 – 0x7 | SW R5, 4(R0)   |
| 0x8 – 0x9 |                |
| 0xA – 0xB |                |

### R: Register File

| Reg | Contents | Reg | Contents |
|-----|----------|-----|----------|
| R0  | 0x0000   | R8  |          |
| R1  | 0x0001   | R9  | 2        |
| R2  |          | R10 | 3        |
| R3  |          | R11 |          |
| R4  |          | R12 |          |
| R5  |          | R13 |          |
| R6  |          | R14 |          |
| R7  |          | R15 |          |

### M: Data Memory

| Address   | Contents |  |
|-----------|----------|--|
| 0x0 – 0x1 |          |  |
| 0x2 – 0x3 |          |  |
| 0x4 – 0x5 |          |  |
| 0x6 – 0x7 |          |  |
| 0x8 – 0x9 |          |  |
| 0xA – 0xB |          |  |
| 0xC – 0xD |          |  |
| ...       |          |  |

Program Counter

PC

Processor Loop

1.  $ins \leftarrow IM[PC]$
2.  $PC \leftarrow PC + 2$
3. Do *ins*

HW ISA Abstract Machine


IM: Instruction Memory

| Address   | Contents        |
|-----------|-----------------|
| 0x0 – 0x1 | SUB R8, R8, R8  |
| 0x2 – 0x3 | BEQ R9, R0, 3   |
| 0x4 – 0x5 | ADD R10, R8, R8 |
| 0x6 – 0x7 | SUB R9, R1, R9  |
| 0x8 – 0x9 | JMP 1           |
| 0xA – 0xB | HALT            |

## Instruction Fetch

Processor Loop

1.  $ins \leftarrow IM[PC]$
2.  $PC \leftarrow PC + 2$
3. Do *ins*



Fetch instruction from memory.  
Increment program counter (PC) to point to the next instruction.


## Arithmetic Instructions

| ADD R3, R6, R8 | Opcode | Rs   | Rt   | Rd   |
|----------------|--------|------|------|------|
|                | 0010   | 0011 | 0110 | 1000 |

### 16-bit Encoding

| Instruction           | Meaning                        | Opcode | Rs   | Rt   | Rd   |
|-----------------------|--------------------------------|--------|------|------|------|
| ADD <i>Rs, Rt, Rd</i> | $R[d] \leftarrow R[s] + R[t]$  | 0010   | 0-15 | 0-15 | 0-15 |
| SUB <i>Rs, Rt, Rd</i> | $R[d] \leftarrow R[s] - R[t]$  | 0011   | 0-15 | 0-15 | 0-15 |
| AND <i>Rs, Rt, Rd</i> | $R[d] \leftarrow R[s] \& R[t]$ | 0100   | 0-15 | 0-15 | 0-15 |
| OR <i>Rs, Rt, Rd</i>  | $Rd \leftarrow R[s]   R[t]$    | 0101   | 0-15 | 0-15 | 0-15 |
| ...                   |                                |        |      |      |      |

## Instruction Decode, Register Access, ALU



15

## Memory Instructions

SW R6, -8(R3)


| Opcode | Rs   | Rt   | Rd   |
|--------|------|------|------|
| 0001   | 0011 | 0110 | 1000 |

| Instruction       | Meaning                              | Op   | Rs   | Rt   | Rd     |
|-------------------|--------------------------------------|------|------|------|--------|
| LW Rt, offset(Rs) | $R[t] \leftarrow Mem[R[s] + offset]$ | 0000 | 0-15 | 0-15 | offset |
| SW Rt, offset(Rs) | $Mem[R[s] + offset] \leftarrow R[t]$ | 0001 | 0-15 | 0-15 | offset |
| ...               |                                      |      |      |      |        |

16


## Memory access

How can we support arithmetic and memory instructions?  
What's shared?



17

## Choose with MUXs



18

# Control-flow Instructions


BEQ R1, R2, -2

| Op   | Rs   | Rt   | Rd   |
|------|------|------|------|
| 0111 | 0001 | 0010 | 1110 |

## 16-bit Encoding

| Instruction                               | Meaning  | Op   | Rs   | Rt   | Rd     |
|---|--|------|------|------|--------|
| BEQ <i>Rs</i> , <i>Rt</i> , <i>offset</i> | If $R[s] == R[t]$ then $PC \leftarrow PC + offset * 2$ | 0111 | 0-15 | 0-15 | offset |
| ...                                       |  |      |      |      |        |

# Compute branch target



# Make branch decision

