


Virtual Memory

Process Abstraction, Part 2: Private Address Space


- Motivation:** why not direct physical memory access?
- Address translation** with pages
- Optimizing translation:** translation lookaside buffer
- Extra benefits:** sharing and protection

Memory as a contiguous array of bytes is a lie! Why?


A Few Problems with Physical Addressing



Solution: Virtual Memory (address indirection)




Virtual Addressing and Address Translation




Physical addresses are *invisible* to programs.

Page-based Mapping

fixed-size, aligned *pages*
page size = power of two




Design for a Slow Disk: Exploit Locality




Page Table

array of *page table entries* (PTEs)
mapping virtual page to where it is stored




How many page tables are in the system?

Address Translation with a Page Table




Page Hit: virtual page in memory



19

Page Fault: exceptional control flow


Process accessed virtual address in a page that is not in physical memory.



Returns to faulting instruction:
movl is executed *again!*

21

Page Fault: 1. page not in memory




What now?
OS handles fault

22

Page Fault: 2. OS evicts another page.


"Page out"



23

Page Fault: 3. OS loads needed page.

"Page in"



24

Terminology

context switch

page in

page out


thrash

} swap

Useful for "real life" too.


25

Address Translation: Page Hit



26

Address Translation: Page Fault



27

How fast is translation?

How many physical memory accesses are required to complete one virtual memory access?

Translation Lookaside Buffer (TLB)


Small hardware cache in MMU just for page table entries
e.g., 128 or 256 entries

Much faster than a page table lookup in memory.

In the running for *"un/classiest name of a thing in CS"*

28


TLB Hit



A TLB hit eliminates a memory access

29

TLB Miss



A TLB miss incurs an additional memory access (the PTE)

Fortunately, TLB misses are rare. Does a TLB miss require disk access?


30

Simple Memory System Example (small)

Addressing


14-bit virtual addresses
12-bit physical address
Page size = 64 bytes

Simulate accessing these virtual addresses on the system: $0 \times 03D4$, $0 \times 0B8F$, 0×0020



Virtual Page Number

Virtual Page Offset



Physical Page Number

Physical Page Offset

31

Simple Memory System Page Table

Only showing first 16 entries (out of 256 = 2⁸)

virtual page #___ TLB index___ TLB tag ___ TLB Hit? __ Page Fault? __ physical page #: ____

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	-	0
05	16	1
06	-	0
07	-	0


VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
0B	-	0
0C	-	0
0D	2D	1
0E	11	1
0F	0D	1

What about a real address space? Read more in the book...

Simple Memory System TLB

16 entries

4-way associative



virtual page #___ TLB index___ TLB tag ___ TLB Hit? __ Page Fault? __ physical page #: ____

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0


Simple Memory System Cache

16 lines

4-byte block size

Physically addressed

Direct mapped



cache offset___ cache index___ cache tag___ Hit? __ Byte: ____

Idx	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	-	-	-	-
2	1B	1	00	02	04	08
3	36	0	-	-	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	-	-	-	-
7	16	1	11	C2	DF	03

Idx	Tag	Valid	B0	B1	B2	B3
8	24	1	3A	00	51	89
9	2D	0	-	-	-	-
A	2D	1	93	15	DA	3B
B	0B	0	-	-	-	-
C	12	0	-	-	-	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	-	-	-	-