# CS240 Laboratory 3 <br> Arithmetic Logic Unit (ALU) <br> and <br> Introduction to Memory 

- Signed Representation
- 4-bit Addition with Ripple-Carry
- Arithmetic Logic Unit
- 1-bit Memory Circuit (Latch)


## Signed Representation

Given $n$ bits, the range of binary values which can be represented using:

Unsigned representation: $0 \rightarrow 2^{n}-1$
Signed representation: $-2^{n-1}->2^{n-1}-1$, MSB is used for sign

Two's Complement (signed representation):
Most significant /leftmost bit (0/positive, $1 /$ negative $)$
Example: given a fixed number of 4 bits:
$1000_{2}$ is negative.
$0111_{2}$ is positive.

## Overflow

Given a fixed number of n available bits, overflow occurs if a value cannot fit in $n$ bits.

Example: given 4 bits:
The largest negative value we can represent is $-8_{10}\left(1000_{2}\right)$
The largest positive value we can represent is $+7_{10}\left(0111_{2}\right)$

## Overflow when Adding

When adding two numbers with the same sign which each can be represented with $n$ bits, the result may cause an overflow (not fit in $n$ bits).

An overflow occurs when adding if:
-Two positive numbers added together yield a negative result, or
-Two negative numbers added together yield a positive result, or
-The Cin and Cout bits to the most significant pair of bits being added are not the same.

An overflow cannot result if a positive and negative number are added.

Example: given 4 bits:
$0111_{2}$
$+0001_{2}$
$1000_{2}=$ overflow NOTE: there is not a carry-out!
In two's complement representation, a carry-out does not indicate an overflow, as it does in unsigned representation.

Example: given 4 bits,
$1001_{2}\left(-7_{10}\right)$
$+1111_{2}\left(-1_{10}\right)$
$11000_{2}\left(-8_{10}\right)$ no overflow, even though there is a carry-out

## 4-bit Ripple-Carry Adder



## Arithmetic Logic Unit

Combinational circuit used to perform all the arithmetic and logical operations for a computer processor

Can be built using basic components
Invert A used to complement the input A
Negate B/Carry in used to complement input B for logical operations, and as a carry-in when addition is performed.

Operation (2 bits) selects which logical or arithmetic operation to select as output from the ALU


Carry out

## Basic Operations

- add (A + B + Carry in)
- sub (negate $\mathrm{B} /$ Carry in $=1, \mathrm{~A}+\mathrm{B}$ )
- AND (A AND B)
- OR (A OR B)
- NOR (invert $\mathrm{A}=1$, negate $\mathrm{B}=1$, A AND B)

| invert A negate $\mathbf{B / C a r r y}$ in | Op1 | Op0 | Result |  |
| :--- | :--- | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | a AND b |
| 0 | 0 | 0 | 1 | a OR b |
| 0 | 0 | 1 | 0 | a +b |
| 0 | 1 | 1 | 0 | a - b |
| 1 | 1 | 0 | 0 | a NOR b |

A 4-bit ALU can be built from 4 1-bit ALUs in the same way that a 4-bit adder can be built from 1-bit adders:


How do you produce the Sign, Overflow, and Zero bits?

## Basic Memory Circuit

Latch Single-bit memory, level-triggered

SR (Set Reset) Latch


What does unpredictable mean? Notice in a NOR gate, if either input $=1$ to a gate, its output $=0$ (1 is a deterministic input):

| $\mathbf{A}$ | $\mathbf{B}$ | $(\mathbf{A}+\mathbf{B})^{\prime}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

So, although you wouldn't usually try to set and reset at the same time (it doesn't
make sense), if you did, $Q$ and $Q^{\prime}$ will both be 0 (which is not unpredictable).

However, when you go back to the remember state $(S=R=0), Q$ and $Q^{\prime}$ will not stay at 0 0 . The circuit passes through one of either the set or reset state on its way back to the remember state, and $Q$ and $Q^{\prime}$ change to the complement of one another.

Since the final state depends on which transitional state was sensed on the way back to remember, you cannot predict whether the final state of Q will be 1 or 0 .

## Clocked SR Latch

Incorporates a clock input.


Output $Q$ can change in response to $S$ and $R$ whenever the CK input is asserted.

