

Combinational Logic





Karnaugh maps Building blocks: encoders, decoders, multiplexers



https://cs.wellesley.edu/~cs240/

But first... **Recall:** *sum of products*

logical sum (OR) of products (AND) of inputs or their complements (NOT).

A	B	С	Μ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

- Construct with:

Is it minimal?

• 1 code detector per 1-valued output row

• 1 large OR of all code detector outputs



Gray Codes = reflected binary codes

Alternate binary encoding designed for electromechanical switches and counting.

> 00
> 01
> 11
> 10
>
>
> 0
> 1
> 2
> 3
>
> 000 001 011 010 110 111 101 100 0 1 2 3 4 5 6 7

How many bits change when incrementing?



Karnaugh Maps: find (minimal)

Truth table:

K-map:

Α	Β	С	D	F(A, B, C, D
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

- To build a k-map (best for functions of 2-4 inputs)
- 1. Split the inputs, half as the header row and half as the header column.
- 2. Put the input *values* as products in **gray code order.**
- 3. Fill in each cell based on the truth table.

sums	of pro	ducts			
gray	code		C	D	
or	der 〜	> 00	01	11	10
	00	0	0	0	0
ΔR	01	0	0	0	1
	11	1	1	0	1
	10	1	1	1	1



Karnaugh Maps: find (minimal)

Truth table:

K-map:

Α	В	С	D	F(A, B, C, D
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

sums grav	of pro	ducts	C	D	
or	der —	> 00	01	11	10
	00	0	0	0	0
ΔR	01	0	0	0	1
	11	1	1	0	1
	10	1	1	1	1

To derive *a* minimal expression from a k-map

1. Cover **exactly** the **1s** by drawing a (minimum) number of

(maximally sized) rectangles whose dimensions are **powers of 2**. • They may overlap or wrap around!

2. For each, make a *product* of the inputs (or complements) that are 1 for all cells in the rectangle. (*minterms*)

3. Take the *sum* of these products.



Karnaugh Maps: find (minimal)

Truth table:

K-map:

Α	Β	С	D	F(A, B, C, D)
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

AC' + AB' + BCD'

To convert to algebra:

- 1. Any literals that *change* are excluded from the product.
- 2. A literal that is always 1 should be included as is.
- 3. A literal that is always 0 should be negated and included. 4. Take the *sum* of these products.

sums gray	of pro	ducts	С	D	
or	der 〜	> 00	01	11	10
	00	0	0	0	0
AB	01	0	0	0	1
	11	1	1	0	1
	10	1	1	1	1





Karnaugh Maps and Wrapping

Blocks of 1s in Karnaugh maps can wrap around sides and even 4 corners.

Give the minimal sum-of-products for the Karnaugh map to the left.

The grouping and ordering of variables in a Karnaugh map doesn't matter, but the **AB/CD** ordering is easier to read from a truth table.

Convince yourself that the **AC/DB** table is equivalent to the **AB/CD** table and has the Same sum-of-products expression. In this particular AC/DB table, no wrapping is required for the rectangles!







Karnaugh Maps and Ambiguity

- The minimal sum-of-products expression for a Karna map may not be unique.
- Ambiguity is introduced when an arbitrary choice no be made.
- An example of ambiguity is this Karnaugh map. Give different minimal sum-of-product expressions for this map.



augh				C	D	
augn			00	01	11	10
_		00	1	1	1	1
eeds to		01	1	1	0	1
		11	1	1	1	1
e four	AB	10	0	0	0	0



Voting again with Karnaugh Maps

Α	B	C	Μ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

ex





Goal for the next 3 weeks: Simple Processor





Toolbox: Building Blocks



Digital Logic

Devices (transistors, etc.)



11

Processor datapath

- **Instruction Decoder**
- Arithmetic Logic Unit
- Adders
- Multiplexers
- Demultiplexers
- Encoders
- Decoders
- Gates



Memory

Registers

Flip-Flops Latches

Decoders

Decodes input number, asserts corresponding output. *n*-bit input (an unsigned number) 2^{*n*} outputs Built with code detectors.





3-bit decoder





Warmup question: is the following a decoder or a multiplexer?



Start the presentation to see live content. For screen share software, share the entire screen. Get help at **pollev.com/app**

Decoder

Multiplexer (mux)

None of the above



Recall: decoders and multiplexers

A decoder has an **n-bit input** and **2ⁿ outputs.** Only 1 output active at once.



A multiplexer has 2ⁿ inputs, n selector wires, and 1 output.





8-to-1 MUX



|--|

Multiplexers

Select one of several inputs as output.

2ⁿ data inputs





Build a 2-to-1 MUX from gates

If S=0, then $F=D_0$. If S=1, then $F=D_1$.

1. Construct the truth table.

2. Build the circuit.





MUX + voltage source = truth table





Μ



Buses and **Logic Arrays**

A bus is a collection of data lines treated as a single logical signal.

= fixed-width value

An array of logic elements (logical array) applies same operation to each bit in a bus.

= bitwise operator





