

1

A Simple Processor with Abstract Machine Execution Exercise Solutions

- 1. A simple Instruction Set Architecture
- 2. A simple microarchitecture (implementation): Data Path and Control Logic

IM: Instruction Memory

- *1. ins* IM[PC]
- 2. $PC \leftarrow PC + 2$
- 3. Do *ins*

M: Data Memory R: Register File

Processor Loop

Exercise #1: Fill in the rest of the machine state based on this initial state

PC: Program Counter

3

Execution Table for *Exercise #1* **(shows step-by-step execution)** Execution Table for *Exercise #1* (shows step-by-step execution) **PRODUCE READER**
Solutions

The bytes are swapped from the memory M picture on the previous page because the bytes are stored in **Little Endian** order.

E.g., for the byte pair 0x00 at address 0x0 and 0x0F at address 0x1, the byte at the lower address 0x0 is stored at the "little end" (LSB) of the 2-byte word. As we'll soon see, this is consistent with the byte ordering in the C programming language.

IM: Instruction Memory

- 1. $ins \leftarrow$ IM[PC]
- 2. $PC \leftarrow PC + 2$
- 3. Do *ins*

M: Data Memory R: Register File

Processor Loop

4

Solutions ex Exercise 2

What is this code doing at a high level?

Multiplies the contents of R9 and R10!

PC: Program Counter

5

State Changes

$$
B] - R[8] = 0; PC \leftarrow PC + 2 = 0 + 2 = 2
$$

$$
2 = 2 + 2 = 4
$$
 (because $2 = R[9] \neq R[0] = 0$)

 $[10] + R[8] = 3 + 0 = 3; PC \leftarrow PC + 2 = 4 + 2 = 6$

 $[9] - R[1] = 2 - 1 = 1; PC \leftarrow PC+2 = 6+2 = 8$

$$
= 2
$$

 $-2 = 2+2 = 4$ (because $1 = R[9] \neq R[0] = 0$)

 $[10] + R[8] = 3 + 3 = 6; PC \leftarrow PC + 2 = 4 + 2 = 6$

 $[9] - R[1] = 1 - 1 = 0; PC \leftarrow PC+2 = 6+2 = 8$

$$
= 2
$$

 $R-2+(2*3) = 4+6 = 10$ (because $0 = R[9] = R[0] = 0$)

0xA HALT *Program execution stops*

Execution Table for *Exercise #2* **(shows step-by-step execution) Solutions ex**