

Warmup question from the reading: is the following a decoder or a multiplexer?



Decoder

Multiplexer (mux)

None of the above






Combinational Logic

Building blocks: encoders, decoders, multiplexers



Goal for the next 2 weeks: "Build" A Simple Processor



Compiler/Interpreter

Operating System

ISA

Microarchitecture

Digital Logic

Devices (transistors, etc.)

Toolbox: Building Blocks

Processor datapath

Instruction Decoder

Arithmetic Logic Unit

Adders Multiplexers **Encoders** Decoders

Gates

Memory

Registers

Flip-Flops Latches




Multi-bit Multiplexers


Select one of several inputs as output.

000 001 010 8-to-1 011 2ⁿ data inputs 1 data output MUX 100 101 110 111 A B n selector lines

Multi-bit Multiplexers

Select one of several inputs as output.





1 data output


n selector lines

Example: selector lines ABC = 011

Output $F = D_3$


Multi-bit Multiplexers

Select one of several inputs as output.




A MUX is conceptually an encoder $(2^n \text{ inputs to n outputs})$ + selection

8-to-1 MUX with gates



MUX + voltage source = truth table



Decoders





Decodes input number, asserts corresponding output.

n-bit input (an unsigned number)


2ⁿ outputs

Built with code detectors.






3-bit decoder with gates




Decoders and multiplexers

A decoder has an n-bit input and 2ⁿ outputs. Only 1 output active at once.



A multiplexer has 2ⁿ inputs, n selector wires, and 1 output.



Buses and Logic Arrays

A bus is a collection of data lines treated as a single logical signal.

= fixed-width value

An array of logic elements (logical array) applies same operation to each bit in a bus.

= bitwise operator

