



A Simple Processor

1. A simple Instruction Set Architecture
2. A simple microarchitecture (implementation):
Data Path and Control Logic

Motivation




Software





```
int x = y * 2;      int p = q & 0x000FFFF;

for (int i = 0; i < 10; i++) {
  ...
}
```

How do we connect these?

Hardware





Using your understanding of powers of 2 needed to make selections, how many bits should be on the labeled busses?

Write port

Read ports

Register address #1 Read data 1

Register address #2 Read data 2

Register address #3

Write data Write?

0 = read
1 = write

ex

Word size = 16 bits, # registers = 16

r = ?
w = ?

r = 8, w = 8

r = 16, w = 16

r = 4, w = 16

r = 16, w = 4

None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

HW ISA R: Register File

Abstraction!

We'll think of the register file like this:

R0 always holds hardcoded 0
R1 always holds hardcoded 1
R2 – R15: general purpose (instructions can use them to hold anything)

Write port

Read ports

Register address #1 Read data 1

Register address #2 Read data 2

Register address #3

Write data Write?

0 = read
1 = write

ex

Word size = 16 bits, # registers = 16

r = ?
w = ?

Reg	Contents
R0	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

10

HW ISA M: Data Memory

Abstraction!

We'll think of the data memory like this:

Memory is byte-addressable, accesses full words (16 bits)

Memory is "Little Endian": the "little" (low) byte is stored at the lower address.

Example: storing 1 at address 0x0 yields

Address	Contents
0x0 – 0x1	0x01 0x00
0x2 – 0x3	
0x4 – 0x5	
0x6 – 0x7	
0x8 – 0x9	
0xA – 0xB	
0xC – 0xD	
...	

11

What is the full word stored at address 0x2?

Address	Contents
0x0 – 0x1	0x01 0x00
0x2 – 0x3	0x23 0x45
0x4 – 0x5	0x67 0xab
0x6 – 0x7	
0x8 – 0x9	
0xA – 0xB	
0xC – 0xD	
...	

0x2345

0x4523

0x2300

0x0023

0x2367


Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

HW ISA IM: Instruction Memory

Instructions are 1 word in size.
Separate *instruction memory*.

Program Counter (PC) register

- holds address of next instruction to execute.



Address	Contents
0x0 - 0x1	
0x2 - 0x3	
0x4 - 0x5	
0x6 - 0x7	
0x8 - 0x9	
...	



We'll think of the instruction memory like this:

HW ISA



Abstract Machine

PC: Program Counter



Processor Loop

1. $ins \leftarrow IM[PC]$
2. $PC \leftarrow PC + 2$
3. Do *ins*

M: Data Memory

Address	Contents
0x0 - 0x1	
0x2 - 0x3	
0x4 - 0x5	
0x6 - 0x7	
0x8 - 0x9	
0xA - 0xB	
0xC - 0xD	
...	

IM: Instruction Memory

Address	Contents
0x0 - 0x1	
0x2 - 0x3	
0x4 - 0x5	
0x6 - 0x7	
0x8 - 0x9	
...	

R: Register File

Reg	Contents
R0	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

HW ISA Instructions

MSB 16-bit Encoding LSB

Assembly Syntax	Meaning	(R = register file, M = data memory)	Opcode	Rs	Rt	Rd
ADD Rs, Rt, Rd	$R[d] \leftarrow R[s] + R[t]$		0010	s	t	d
SUB Rs, Rt, Rd	$R[d] \leftarrow R[s] - R[t]$		0011	s	t	d
AND Rs, Rt, Rd	$R[d] \leftarrow R[s] \& R[t]$		0100	s	t	d
OR Rs, Rt, Rd	$R[d] \leftarrow R[s] R[t]$		0101	s	t	d
LW Rt, offset(Rs)	$R[t] \leftarrow M[R[s] + offset]$		0000	s	t	offset
SW Rt, offset(Rs)	$M[R[s] + offset] \leftarrow R[t]$		0001	s	t	offset
BEQ Rs, Rt, offset	If $R[s] == R[t]$ then $PC \leftarrow PC + 2 + offset * 2$		0111	s	t	offset
JMP offset	$PC \leftarrow offset * 2$		1000			offset
HALT	Stops program execution		1111			



JMP offset is unsigned
All other offsets are signed

HW ISA IM: Instruction Memory

Instructions are 1 word in size.
Separate *instruction memory*.

Program Counter (PC) register

- holds address of next instruction to execute.



Address	Contents
0x0 - 0x1	ADD R0, R1, R2
0x2 - 0x3	SUB R2, R1, R3
0x4 - 0x5	OR R3, R3, R4
0x6 - 0x7	
0x8 - 0x9	
...	



We'll think of the instruction memory like this:

What is the next operation this processor will do?

ADD

SUB

OR

None of the above

Program Counter

PC	0x2
Address	Contents
0x0 - 0x1	ADD R0, R1, R2
0x2 - 0x3	SUB R2, R1, R3
0x4 - 0x5	OR R3, R3, R4
0x6 - 0x7	
0x8 - 0x9	

Processor Loop

1. $ins \leftarrow IM[PC]$
2. $PC \leftarrow PC + 2$
3. Do *ins*

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

ex Exercise 0

HW ISA

Fill in the rest of the machine state based on this initial state

M: Data Memory

Address	Contents	
0x0 - 0x1	0x0F	0x00
0x2 - 0x3	0x04	0x01
0x4 - 0x5		
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
...		

R: Register File

Reg	Contents
R0	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

PC: Program Counter

IM: Instruction Memory

Address	Contents
0x0 - 0x1	ADD R1, R1, R2
0x2 - 0x3	SW R2, 4(R0)
0x4 - 0x5	HALT
0x6 - 0x7	
0x8 - 0x9	
...	

Processor Loop

1. $ins \leftarrow IM[PC]$
2. $PC \leftarrow PC + 2$
3. Do *ins*

Execution Table for Exercise #0 (shows step-by-step execution)

Solutions

PC	Instr	State Changes
0x0	ADD R1, R1, R2	$R[2] \leftarrow R[1] \& R[1] = 1 + 1 = 0x0002$; $PC \leftarrow PC + 2 = 0 + 2 = 2$
0x2	SW R2, 4(R0)	$M[R[0] + 4] = M[4] \leftarrow R[2] = 0x0002$; $PC \leftarrow PC + 2 = 2 + 2 = 4$
0x4	HALT	Program execution stops

Reminder: the two bytes will be stored in **Little Endian** order when we store them to memory M.

That is, the byte 0x02 will be stored in the "litttle" end of the word—the lower address of the pair of addresses that store the word. 0x00 will be stored at the higher address.

ex Exercise 0 Solutions

HW ISA

M: Data Memory

Address	Contents	
0x0 - 0x1	0x0F	0x00
0x2 - 0x3	0x04	0x01
0x4 - 0x5	0x02	0x00
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
...		

R: Register File

Reg	Contents
R0	0x0000
R1	0x0001
R2	0x0002
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

PC: Program Counter


IM: Instruction Memory

Address	Contents
0x0 - 0x1	ADD R1, R1, R2
0x2 - 0x3	SW R2, 4(R0)
0x4 - 0x5	HALT
0x6 - 0x7	
0x8 - 0x9	
...	

Processor Loop

1. $ins \leftarrow IM[PC]$
2. $PC \leftarrow PC + 2$
3. Do *ins*

HW ARCH microarchitecture




One possible hardware implementation of the HW ISA

Instruction Fetch (default, unless branch or jump)


Fetch instruction from memory.
Increment program counter (PC)
to point to the next instruction.

Processor Loop

1. $ins \leftarrow IM[PC]$
2. $PC \leftarrow PC + 2$
3. Do ins



Which of the following is used inside this unit?



D-flip-flop

Ripple-carry adder

Encoder

A & B

B & C


C & D

Instruction Encoding: 3 formats

All have 4-bit opcode in MSBs


Arithmetic instructions:

- 2 source register IDs (Rs,Rt)
- 1 destination register ID (Rd)




Memory/branch instructions:

- address/source register ID (Rs)
- data/source register ID (Rt)
- 4-bit offset



Jump instruction:

- 12-bit offset



Arithmetic Instructions

16-bit Encoding

Instruction	Meaning	Opcode	Rs	Rt	Rd
ADD R_s, R_t, R_d	$R[d] \leftarrow R[s] + R[t]$	0010	0-15	0-15	0-15
SUB R_s, R_t, R_d	$R[d] \leftarrow R[s] - R[t]$	0011	0-15	0-15	0-15
AND R_s, R_t, R_d	$R[d] \leftarrow R[s] \& R[t]$	0100	0-15	0-15	0-15
OR R_s, R_t, R_d	$R[d] \leftarrow R[s] R[t]$	0101	0-15	0-15	0-15
...					


Example encoding:

ADD R3, R6, R8

Opcode	Rs	Rt	Rd
0010	0011	0110	1000

29


Arithmetic Instructions: Instruction Decode, Register Access, ALU



30

The control unit

A large instantiation of a truth table that controls parts of the microarchitecture



Input: the opcode
from the instructions

Output: many wires
controlling decisions

You will implement the control unit on the **Arch** Assignment!

31

Memory Instructions

Instruction	Meaning	Op	Rs	Rt	Rd
LW $R_t, \text{offset}(R_s)$	$R[t] \leftarrow \text{Mem}[R[s] + \text{offset}]$	0000	0-15	0-15	offset
SW $R_t, \text{offset}(R_s)$	$\text{Mem}[R[s] + \text{offset}] \leftarrow R[t]$	0001	0-15	0-15	offset
...					

Example encoding:

SW R6, -8(R3)


Opcode	Rs	Rt	Rd
0001	0011	0110	1000

32

Memory Instructions: Instruction Decode, Register/Memory Access, ALU


How can we support arithmetic
and memory instructions?

What's shared?



33

Choose between Arithmetic/Memory instructions with MUXs



34

Control-flow Instructions

16-bit Encoding

Instruction	Meaning	Op	Rs	Rt	Rd
BEQ Rs, Rt, offset	If $R[s] == R[t]$ then $PC \leftarrow PC + 2 + offset * 2$	0111	0-15	0-15	offset
...					


Example encoding:

BEQ R1, R2, -2

Op	Rs	Rt	Rd
0111	0001	0010	1110


35

Compute branch target for BEQ



36

Make branch decision



37

What's missing from what we covered in lecture?

- Details of Control Unit
 - ALU op is **not** instruction opcode; some translation needed
 - Reg Write bit (for ADD, SUB, AND, OR, LW)
 - Mem Store bit (for SW)
 - Mem bit (arithmetic/memory MUX bit)
 - Branch bit (for BEQ)
- Implementation of JMP
- Implementation of HALT (basically stops the clock running the computer; we won't implement this)

See Arch Assignment!

38

HW ARCH not the only implementation

Single-cycle architecture

- Relatively simple, (barely!) fits on a slide (and in our heads).
- Every instruction takes one clock cycle each.
- Slowest instruction determines minimum clock cycle.
- Inefficient.

Could it be better?

- Performance, energy, debugging, security, reconfigurability, ...
- Pipelining
- OoO: Out-of-order execution
- Caching
- ... enormous, interesting design space of **Computer Architecture**

39

Conclusion of unit: Computational Building Blocks (HW)

Lectures

Digital Logic
 Data as Bits
 Integer Representation
 Combinational Logic
 Arithmetic Logic
 Sequential Logic
 A Simple Processor

Topics

Transistors, digital logic gates
 Data representation with bits, bit-level computation
 Number representations, arithmetic
 Combinational and arithmetic logic
 Sequential (stateful) logic
 Computer processor architecture overview

Labs

1: Transistors to Gates
 2: Data as Bits
 3: Combinational Logic & Arithmetic
 4: ALU & Sequential Logic
 5: Processor Datapath (next week)

Assignments

Gates
 Zero
 Bits
 Arch (out now!)

Mid-semester exam 1: HW
October 10

40