



x86 Basics

Translation tools: C -> assembly <-> machine code

x86 registers, data movement instructions, memory addressing, arithmetic instructions

CSAPP book is **highly useful** and well-aligned with class for the remainder of the course.

<https://cs.wellesley.edu/~cs240/>

1

Big picture: Turning C into *Actual* Machine Code



Real-world security & performance implications

60-70%

of the world's servers/desktops!

```
void sumstore(long x, long y,
              long *dest) {
    long t = x + y;
    *dest = t;
}
```

sum.c

compiler (CS 301)

gcc -Og -S sum.c

Generated x86 Assembly Code

Human-readable language close to machine code.

```
sum:
    addq %rdi,%rsi
    movq %rsi, (%rdx)
    retq
```

sum.s

assembler

Object Code

```
01010101100010011110010110
001011010001010000011000000
00110100010100001000100010
01111011000101110111000011
```

sum.o

Executable: sum

Resolve references between object files, libraries, (re)locate data

linker

2

Machine Instruction Example

```
*dest = t;
```

C Code

Store value t where indicated by dest

```
movq %rsi, (%rdx)
```

Assembly Code

Move 8-byte value to memory

t: Register %rsi

dest: Register %rdx

*dest: Memory M[%rdx]

```
0x400539: 48 89 32
```

Object Code

3-byte instruction encoding

Stored at address 0x400539

3

CISC vs. RISC

x86: real ISA, widespread

CISC: maximalism

Complex Instruction Set Computer

Many instructions, specialized.

Variable-size encoding,

complex/slow decode.

Gradual accumulation over time.

Original goal:

- humans program in assembly
- or simple compilers generate assembly by template
- hardware supports many patterns as single instructions
- fewer instructions per SLOC

Usually fewer registers.

We will stick to a small subset.

HW: toy, but based on real MIPS ISA

RISC: minimalism

Reduced Instruction Set Computer

Few instructions, general.

Regular encoding,

simple/fast decode.

1980s+ reaction to bloated ISAs.


Original goal:

- humans use high-level languages
- smart compilers generate highly optimized assembly
- hardware supports fast basic instructions
- more instructions per SLOC

Usually many registers.

4

ISA View



5

x86-64 registers

16 named registers



Each 64 bits (8 bytes)

%rax	Return Value
%rbx	
%rcx	Argument 4
%rdx	Argument 3
%rsi	Argument 2
%rdi	Argument 1
%rsp	Special Purpose: Stack Pointer
%rbp	Special Purpose: Base Pointer
%r8	Argument 5
%r9	Argument 6
%r10	
%r11	
%r12	
%r13	
%r14	
%r15	


64-bits / 8 bytes

sub-registers

1985: 32-bit extended register %eax
1978: 16-bit register %ax



historical artifacts



Some have special uses for particular instructions

6

x86-64 registers: function arguments and return value

%rax	Return Value	←
%rbx		
%rcx	Argument 4	
%rdx	Argument 3	
%rsi	Argument 2	←
%rdi	Argument 1	←
%rsp	Special Purpose: Stack Pointer	
%rbp	Special Purpose: Base Pointer	
%r8	Argument 5	←
%r9	Argument 6	←
%r10		
%r11		
%r12		
%r13		
%r14		
%r15		

64-bits / 8 bytes

Mnemonic:

	register
Diana's	%rdi
silk	%rsi
dress	%rdx
costs	%rcx
\$89	%r8
	%r9

Arguments 7 and above are passed via stack, not in registers.

7

x86: Three Basic Kinds of Instructions

1. Data movement between memory and register

Load data from memory into register

$\%reg \leftarrow \text{Mem}[\text{address}]$

Store register data into memory

$\text{Mem}[\text{address}] \leftarrow \%reg$

Memory is conceptually an array[] of bytes!

2. Arithmetic/logic on register or memory data

$c = a + b;$ $z = x \ll y;$ $i = h \& g;$

Next lecture:

3. Comparisons and Control flow to choose next instruction

Unconditional jumps to/from procedures

Conditional branches

8

Data movement instructions

(Like LW and SW in the HW ISA)

mov Source, Dest

"copy the contents of source operand into dest operand"

data size is one of {b, w, l, q}

movq: move 8-byte "quad word"

movl: move 4-byte "long word"

movw: move 2-byte "word"

movb: move 1-byte "byte"

Historical terms based on the 16-bit days,
not the current machine word size (64 bits)

Source, Dest operand types:

Immediate: Literal integer data

Examples: \$0x400 \$-533

Register: One of 16 registers

Examples: %rax %rdx

Memory: consecutive bytes in memory, at address held by register

Direct addressing: (%rax)

With displacement/offset: 8(%rsp)

9

mov Operand Combinations

Source	Dest	Src, Dest	C Analog
movq	Imm	Reg movq \$0x4, %rax	a = 0x4;
		Mem movq \$-147, (%rax)	*p = -147;
	Reg	Reg movq %rax, %rdx	d = a;
		Mem movq %rax, (%rdx)	*q = a;
	Mem	Reg movq (%rax), %rdx	d = *p;

Cannot do memory-memory transfer with a single instruction.

How would you do it?

10

Memory Addressing Modes

Indirect **(R)** Mem[Reg[R]]

Register R specifies memory address: movq (%rcx), %rax

Displacement **D(R)** Mem[Reg[R]+D]

Register R specifies **base** memory address (e.g. base of an object)

Displacement D specifies literal **offset** (e.g. a field in the object)

movq %rdx, 8(%rsp)

General Form: **D(Rb,Ri,S)** Mem[Reg[Rb] + S*Reg[Ri] + D]

D: Literal "displacement" value represented in 1, 2, or 4 bytes

Rb: Base register: Any register

Ri: Index register: Any except %rsp

S: Scale: 1, 2, 4, or 8

11

Pointers and Memory Addressing

```
void swap(long* xp, long* yp){
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}

swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    retq
```




12

Pointers and Memory Addressing

```
void swap(long* xp, long* yp){
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq (%rdi),%rax
    movq (%rsi),%rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    retq
```

Register	Variable
%rdi	↔ xp
%rsi	↔ yp
%rax	↔ t0
%rdx	↔ t1




13

Pointers and Memory Addressing

```
void swap(long* xp, long* yp){
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq (%rdi),%rax
    movq (%rsi),%rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    retq
```

Register	Variable
%rdi	↔ xp
%rsi	↔ yp
%rax	↔ t0
%rdx	↔ t1




14

Pointers and Memory Addressing

```
void swap(long* xp, long* yp){
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq (%rdi),%rax
    movq (%rsi),%rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    retq
```

Register	Variable
%rdi	↔ xp
%rsi	↔ yp
%rax	↔ t0
%rdx	↔ t1




15

Pointers and Memory Addressing

```
void swap(long* xp, long* yp){
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```

```
swap:
    movq (%rdi),%rax
    movq (%rsi),%rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    retq
```

Register	Variable
%rdi	↔ xp
%rsi	↔ yp
%rax	↔ t0
%rdx	↔ t1



16

Address Computation Examples

ex

Register contents

%rdx	0x6000
%rcx	0x100

General Addressing Modes

$D(Rb, Ri, S) \text{ Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri] + D]$

Special Cases:	Implicitly:
(Rb, Ri) $\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$	(S=1, D=0)
D(Rb, Ri) $\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$	(S=1)
(Rb, Ri, S) $\text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri]]$	(D=0)

Address Expression	Address Computation	Address
$0x8(\%rdx)$	$0x8 + 0x6000$	
$(\%rdx, \%rcx)$		
$(\%rdx, \%rcx, 4)$		
$0x80(, \%rdx, 2)$		

17

Address Computation Examples

ex

Register contents

%rdx	0x6000
%rcx	0x100

General Addressing Modes

$D(Rb, Ri, S) \text{ Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri] + D]$

Special Cases:	Implicitly:
(Rb, Ri) $\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$	(S=1, D=0)
D(Rb, Ri) $\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$	(S=1)
(Rb, Ri, S) $\text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri]]$	(D=0)

Address Expression	Address Computation	Address
$0x8(\%rdx)$	$0x8 + 0x6000$	6008
$(\%rdx, \%rcx)$	$0x6000 + 0x100 * 1$	6100
$(\%rdx, \%rcx, 4)$	$0x6000 + 0x100 * 4$	6400
$0x80(, \%rdx, 2)$	$0x80 + 0x0 + 0x6000 * 2$	C080

18

What memory address will the following access? $0x1(\%rdx, \%rcx, 2)$

General Addressing Modes

$D(Rb, Ri, S) \text{ Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri] + D]$

Register contents

%rdx	0x03
%rcx	0x04

Special Cases:	Implicitly:
(Rb, Ri) $\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$	(S=1, D=0)
D(Rb, Ri) $\text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$	(S=1)
(Rb, Ri, S) $\text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri]]$	(D=0)

0x8 (8)

0xA (10)

0xB (11)

0xC (12)

0xD (13)

0xE (14)

Start the presentation to see live content. For screen share software, share the entire screen. Get help at polllev.com/app

Compute address given by this addressing mode expression and store it here.

`leaq Src, Dest`

Load effective address



DOES NOT ACCESS MEMORY

Uses: "address of" "Lovely Efficient Arithmetic"

$p = \&x[i]; \quad x + k * i, \text{ where } k = 1, 2, 4, \text{ or } 8$

leaq vs. movq

Registers	
%rax	
%rbx	
%rcx	0x4
%rdx	0x100
%rdi	
%rsi	

Memory	Address
0x400	0x120
0xf	0x118
0x8	0x110
0x10	0x108
0x1	0x100

Assembly Code
<code>leaq (%rdx, %rcx, 4), %rax</code>
<code>movq (%rdx, %rcx, 4), %rbx</code>
<code>leaq (%rdx), %rdi</code>
<code>movq (%rdx), %rsi</code>

20

Compute address given by
this addressing mode expression
and store it here.

Load effective address



`leaq Src, Dest`

DOES NOT ACCESS MEMORY

Uses: "address of" "Lovely Efficient Arithmetic"

`p = &x[i];` `x + k*I`, where `k = 1, 2, 4, or 8`

leaq vs. movq

Registers	Memory	Address	Assembly Code
<code>%rax</code> 0x110	0x400	0x120	<code>leaq (%rdx,%rcx,4), %rax</code>
<code>%rbx</code>	0xf	0x118	<code>movq (%rdx,%rcx,4), %rbx</code>
<code>%rcx</code> 0x4	0x8	0x110	<code>leaq (%rdx), %rdi</code>
<code>%rdx</code> 0x100	0x10	0x108	<code>movq (%rdx), %rsi</code>
<code>%rdi</code>	0x1	0x100	
<code>%rsi</code>			

21

Compute address given by
this addressing mode expression
and store it here.

Load effective address



`leaq Src, Dest`

DOES NOT ACCESS MEMORY

Uses: "address of" "Lovely Efficient Arithmetic"

`p = &x[i];` `x + k*I`, where `k = 1, 2, 4, or 8`

leaq vs. movq

Registers	Memory	Address	Assembly Code
<code>%rax</code> 0x110	0x400	0x120	<code>leaq (%rdx,%rcx,4), %rax</code>
<code>%rbx</code> 0x8	0xf	0x118	<code>movq (%rdx,%rcx,4), %rbx</code>
<code>%rcx</code> 0x4	0x8	0x110	<code>leaq (%rdx), %rdi</code>
<code>%rdx</code> 0x100	0x10	0x108	<code>movq (%rdx), %rsi</code>
<code>%rdi</code>	0x1	0x100	
<code>%rsi</code>			

22

Compute address given by
this addressing mode expression
and store it here.

Load effective address



`leaq Src, Dest`

DOES NOT ACCESS MEMORY

Uses: "address of" "Lovely Efficient Arithmetic"

`p = &x[i];` `x + k*I`, where `k = 1, 2, 4, or 8`

leaq vs. movq

Registers	Memory	Address	Assembly Code
<code>%rax</code> 0x110	0x400	0x120	<code>leaq (%rdx,%rcx,4), %rax</code>
<code>%rbx</code> 0x8	0xf	0x118	<code>movq (%rdx,%rcx,4), %rbx</code>
<code>%rcx</code> 0x4	0x8	0x110	<code>leaq (%rdx), %rdi</code>
<code>%rdx</code> 0x100	0x10	0x108	<code>movq (%rdx), %rsi</code>
<code>%rdi</code> 0x100	0x1	0x100	
<code>%rsi</code>			

23

Compute address given by
this addressing mode expression
and store it here.

Load effective address



`leaq Src, Dest`

DOES NOT ACCESS MEMORY

Uses: "address of" "Lovely Efficient Arithmetic"

`p = &x[i];` `x + k*I`, where `k = 1, 2, 4, or 8`

leaq vs. movq

Registers	Memory	Address	Assembly Code
<code>%rax</code> 0x110	0x400	0x120	<code>leaq (%rdx,%rcx,4), %rax</code>
<code>%rbx</code> 0x8	0xf	0x118	<code>movq (%rdx,%rcx,4), %rbx</code>
<code>%rcx</code> 0x4	0x8	0x110	<code>leaq (%rdx), %rdi</code>
<code>%rdx</code> 0x100	0x10	0x108	<code>movq (%rdx), %rsi</code>
<code>%rdi</code> 0x100	0x1	0x100	
<code>%rsi</code> 0x1			

24

Memory address-space layout

Addr	Perm	Contents	Managed by	Initialized
2 ^N -1				
Stack	RW	Procedure context	Compiler	Run time
↑				
Heap	RW	Dynamic data structures	Programmer, malloc/free, new/GC	Run time
↓				
Statics	RW	Global variables/static data structures	Compiler/Assembler/Linker	Startup
Literals	R	String literals	Compiler/Assembler/Linker	Startup
Text	X	Instructions	Compiler/Assembler/Linker	Startup
0				


25

Call Stack

Memory region for temporary storage managed with stack discipline.

`%rsp` holds lowest stack address (address of "top" element)

Local variables (that can't be stored in registers) are stored in the stack frame for their function.




26

Call Stack: Push, Pop


`pushq Src`

1. Fetch value from *Src*
2. Decrement `%rsp` by 8 (why 8?)
3. Store value at new address given by `%rsp`



`popq Dest`

1. Load value from address `%rsp`
2. Write value to *Dest*
3. Increment `%rsp` by 8



27

Assume the current stack pointer is at `0x00000000fffff08` and `%rdi` is `0x0000000000000010`. What is `%rsp` after the x86 instruction `"pushq %rdi"`?

0

`0x0000000000000010`

`0x00000000fffff18`

`0x00000000fffff10`

`0x00000000fffff00`

None of the above

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

Procedure Preview (more soon)

call, ret, push, pop


Procedure arguments passed in 6 registers:

%rax	Return Value	%r8	Argument 5
%rbx		%r9	Argument 6
%rcx	Argument 4	%r10	
%rdx	Argument 3	%r11	
%rsi	Argument 2	%r12	
%rdi	Argument 1	%r13	
%rsp	Stack pointer	%r14	
%rbp	Base pointer	%r15	

Return value in %rax.

Allocate/push new *stack frame* for each procedure call.

Some local variables, saved register values, extra arguments
Deallocate/pop frame before return.



29

x86: Three Basic Kinds of Instructions

1. Data movement between memory and register

Load data from memory into register

$\%reg \leftarrow \text{Mem}[\text{address}]$

Store register data into memory

$\text{Mem}[\text{address}] \leftarrow \%reg$

Memory is an array[] of bytes!

2. Arithmetic/logic on register or memory data

$c = a + b;$ $z = x \ll y;$ $i = h \& g;$

3. Comparisons and Control flow to choose next instruction

Unconditional jumps to/from procedures

Conditional branches

30

Arithmetic Operations

(Unlike the HW ISA, combines 1 operand and the destination)

Two-operand instructions:

Format

`addq Src, Dest`

`subq Src, Dest`

`imulq Src, Dest`

`shlq Src, Dest`

`sarq Src, Dest`

`shrq Src, Dest`

`xorq Src, Dest`

`andq Src, Dest`

`orq Src, Dest`

Computation

$\text{Dest} = \text{Dest} + \text{Src}$

$\text{Dest} = \text{Dest} - \text{Src}$

$\text{Dest} = \text{Dest} * \text{Src}$

$\text{Dest} = \text{Dest} \ll \text{Src}$

$\text{Dest} = \text{Dest} \gg \text{Src}$

$\text{Dest} = \text{Dest} \gg \text{Src}$

$\text{Dest} = \text{Dest} \wedge \text{Src}$

$\text{Dest} = \text{Dest} \& \text{Src}$

$\text{Dest} = \text{Dest} | \text{Src}$

note the unexpected argument order

a.k.a *salq*

Arithmetic

Logical

One-operand (unary) instructions

`incq Dest`

`decq Dest`

`negq Dest`

`notq Dest`

$\text{Dest} = \text{Dest} + 1$

$\text{Dest} = \text{Dest} - 1$

$\text{Dest} = -\text{Dest}$

$\text{Dest} = \sim \text{Dest}$

increment

decrement

negate

bitwise complement

See CSAPP 3.5.5 for: `mulq`, `cqto`, `divq`, `divq`

31

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

arith:

```
leaq    (%rdi,%rsi), %rax
addq    %rdx, %rax
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx
leaq    4(%rdi,%rdx), %rcx
imulq    %rcx, %rax
ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	
%rcx	

32

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	t1
%rcx	

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq    %rcx, %rax
    ret
```

33

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	t1 t2
%rcx	

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq    %rcx, %rax
    ret
```

34

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument-z 3*y
%rax	t1 t2
%rcx	

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq    %rcx, %rax
    ret
```

35

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument-z 3*y t4
%rax	t1 t2
%rcx	

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq    %rcx, %rax
    ret
```

== %rdx << 4
 == %rdx * 2^4
 == %rdx * 16
 == (3*y) * 16
 == y * 48

36

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq   %rcx, %rax
    ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z 3*y t4
%rax	t1 t2
%rcx	4+x+t4 = t5

37

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq   %rcx, %rax
    ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z 3*y t4
%rax	t1 t2 rval
%rcx	4+x+t4 = t5

38

leaq for arithmetic

```
long arith(long x, long y,
           long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq   %rcx, %rax
    ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z 3*y t4
%rax	t1 t2 rval
%rcx	4+x+t4 = t5

- Instructions in different order from C code
- Some expressions require multiple instructions
- Some instructions cover multiple expressions
- Same x86 code as compiling:
(x+y+z) * (x+4+48*y)

39

Compiler optimization example

```
long logical(long x, long y){
    long t1 = x^y;
    long t2 = t1 >> 17;
    long mask = (1<<13) - 7;
    long rval = t2 & mask;
    return rval;
}
```

```
logical:
    movq    %rdi,%rax
    xorq    %rsi,%rax
    sarq    $17,%rax
    andq    $8185,%rax
    retq
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	

40

Compiler optimization example

```
long logical(long x, long y){
    long t1 = x^y;
    long t2 = t1 >> 17;
    long mask = (1<<13) - 7;
    long rval = t2 & mask;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	x

```
logical:
    movq %rdi,%rax
    xorq %rsi,%rax
    sarq $17,%rax
    andq $8185,%rax
    retq
```

41

Compiler optimization example

```
long logical(long x, long y){
    long t1 = x^y;
    long t2 = t1 >> 17;
    long mask = (1<<13) - 7;
    long rval = t2 & mask;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	* t1

```
logical:
    movq %rdi,%rax
    xorq %rsi,%rax
    sarq $17,%rax
    andq $8185,%rax
    retq
```

42

Compiler optimization example

```
long logical(long x, long y){
    long t1 = x^y;
    long t2 = t1 >> 17;
    long mask = (1<<13) - 7;
    long rval = t2 & mask;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	* t1 t2

```
logical:
    movq %rdi,%rax
    xorq %rsi,%rax
    sarq $17,%rax
    andq $8185,%rax
    retq
```

43

Compiler optimization example

```
long logical(long x, long y){
    long t1 = x^y;
    long t2 = t1 >> 17;
    long mask = (1<<13) - 7;
    long rval = t2 & mask;
    return rval;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	* t1 t2 rval

```
logical:
    movq %rdi,%rax
    xorq %rsi,%rax
    sarq $17,%rax
    andq $8185,%rax
    retq
```

44