


Processor: Data Path Components



Memory Devices

Small: **Register file** (group of numbered registers)


Medium: **SRAM** (Static Random Access Memory)

Large: **DRAM** (Dynamic Random Access Memory)

Future?

2

SRAM: Static Random Access Memory



3


SRAM read port: data out

Large register files are impractical.

Big MUX = *significant* gate delay.

Large memories use a shared output line call a **bit line**.

No central gates/MUX to choose output!



5

Wired ORs

(don't try this at home/in the lab, kids)

Data signal 1



Control signal 1

Data signal 2



Control signal 2

Data signal out

Danger, Will Robinson!

6

(noninverting) tristate buffers

Data signal 1




Control signal 1


Data signal 2



Control signal 2




In	Control	Out
0	0	Z
1	0	Z
0	1	0
1	1	1



7

SRAM cell

one option



8

SRAM write port:Data in: $D_{in}[1]$ $D_{in}[0]$

Write enable


Address

 $D_{in}[i]$ $D_{out}[i]$

Address

Select


Write enable

Data out: $D_{out}[1]$ $D_{out}[0]$

9


Organization of a 16 x 4 SRAM

(one option)



10

Selecting location 1101




But should we build a 32 to 2^{32} decoder?

11

Another organization of a 16 x 4 SRAM


Split-level row/column addressing = physical multidimensional array!



12

Selecting location 0010


Nibbles "striped" across 4 smaller memories.



13


Selecting location 1101

Nibbles "striped" across 4 smaller memories.



14

What value does location 1010 hold?




15

Organization of a 4M x 8 SRAM

(one option)

= 4 MB memory, size of a large cache for modern laptop



In practice, single set of data lines often time-shared for read (out)/write (in).

16


Dynamic RAM = DRAM

DRAM stores bit as charge on capacitor:

- 1 transistor accesses stored charge.
- requires periodic refresh = read-write (dynamic power)

SRAM stores bit on pair of inverting gates:


- several transistors
- requires continuous (static) power.



17


DRAM design

(one option)



18


64-bit DRAM



19

Reading bit at address 101011


1. Select row



20

Reading bit at address 101011

2. Copy row to latches



21

