

CS 240 Lab 3

Basic Digital Circuits

- **Review of Two's Complement and Overflow**
- **Multiplexer**
- **Decoder**
- **Adder**
- **Arithmetic Logic Unit (ALU)**

Two's Complement and Overflow

Given n bits, the range of binary values which can be represented using

Unsigned representation: $0 \rightarrow 2^n - 1$

Signed representation: $-2^{n-1} \rightarrow 2^{n-1} - 1$ because one bit is used for sign

Two's Complement (signed representation):

Most significant /leftmost bit (0/positive, 1/negative)

Example: given a fixed number of 4 bits:

1000₂ is negative.

0111₂ is positive.

Overflow

Given a fixed number of n available bits:

Overflow occurs if a value cannot fit in n bits.

Example: given 4 bits:

The largest negative value we can represent is -8_{10} (1000₂).

The largest positive value we can represent is $+7_{10}$ (0111₂).

Overflow in Addition

When adding two numbers with the same sign which each can be represented with n bits, the result may cause an overflow (not fit in n bits).

An overflow occurs when adding if:

Two positive numbers added together yield a negative result, or

Two negative numbers added together yield a positive result, or

The carry-in and carry-out bits to the most significant pair of bits being added are not the same.

An overflow cannot result if a positive and negative number are added.

Example: given 4 bits:

0111

+ 0001

1000

overflow

NOTE: there is not a carry-out!

In two's complement representation, a carry-out does not indicate an overflow, as it does in unsigned representation.

Example: given 4 bits,

1001 (-7)


+ 1111 (-1)

1 1000

(-8) no overflow, even though there is a carry-out

Multiplexer



Uses n select lines to choose one of the possible 2^n inputs to pass through to the output. Usually used for **selection**, but can also act as code detectors.



8x1 MUX

$$Q = S_2'S_1'S_0'D_0 + S_2'S_1'S_0D_1 + S_2'S_1S_0'D_2 + S_2'S_1S_0D_3 + S_2S_1'S_0'D_4 + S_2S_1'S_0D_5 + S_2S_1S_0'D_6 + S_2S_1S_0D_7$$


S_2	S_1	S_0	Q
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D_7



2x1 MUX


$$C = S'A + SB$$

Half-Adder — adds two one-bit values



A	B	Cout	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Full Adder — incorporates a carry-in



Cin	A	B	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$\text{Sum} = A \oplus B \oplus \text{Cin}$$

$$\text{Cout} = AB + (A \oplus B)\text{Cin}$$

n-bit adder = n 1-bit adders


Carry-out of each adder = Carry-in for next two most significant bits being added

Carry-in to least significant adder is normally = 0



ALU

Want to be able to select whether the ALU will produce the bitwise AND, OR, and sum as a result.



The basic operations and results are:

add ($a + b + C_{in}$),

AND ($a \text{ AND } b$),

OR ($a \text{ OR } b$),

Adding the ability to choose whether to invert A or B provides additional operations:

sub (invert b, $C_{in} = 1$, $a + b + C_{in}$)

NOR (invert a, invert b, $a \text{ AND } b$)

invA	invB	Cin	Op1	Op0	Result
0	0	X	0	0	a AND b
0	0	X	0	1	a OR b
0	0	0/1	1	0	a + b
0	1	1	1	0	a - b
1	1	X	0	0	a NOR b