CS 240 Stage 3 Abstractions for Practical Systems

Caching and the memory hierarchy

Operating systems and the process model

Virtual memory

Dynamic memory allocation

Victory lap

Memory Hierarchy: Cache

Memory hierarchy

Cache basics

Locality

Cache organization

Cache-aware programming


How does execution time grow with SIZE?

```
int array[SIZE];
fillArrayRandomly(array);
int s = 0;
```


```
for (int i = 0; i < 200000; i++) {
  for (int j = 0; j < SIZE; j++) {
    s += array[j];
  }</pre>
```

ΤΙΜΕ

reality



Processor-Memory Bottleneck



Solution: caches

Cache

English:

n. a hidden storage space for provisions, weapons, or treasures *v.* to store away in hiding for future use


Computer Science:


n. a computer memory with short access time used to store frequently or recently used instructions or data

v. to store [data/instructions] temporarily for later quick retrieval

Also used more broadly in CS: software caches, file caches, etc.


General Cache Mechanics





1. Request data in block b.

2. Cache hit: Block b is in cache.



1. Request data in block b.

2. Cache miss: block is not in cache

3. Cache eviction:

Evict a block to make room, maybe store to memory.

4. Cache fill:

Fetch block from memory, store in cache.

Placement Policy: where to put block in cache

Replacement Policy:

which block to evict

Locality: why caches work


Programs tend to use data and instructions at addresses near or equal to those they have used recently.


Temporal locality:

Recently referenced items are *likely* to be referenced again in the near future.

Spatial locality:

Items with nearby addresses are *likely* to be referenced close together in time.






How do caches exploit temporal and spatial locality?


```
sum = 0;
for (i = 0; i < n; i++) {
   sum += a[i];
}
return sum;
```

What is stored in memory?

Data:

Instructions:





What is "wrong" with this code? How can it be fixed?

Cost of Cache Misses

Miss cost could be 100 × hit cost.

hit/miss rates

99% hits could be twice as good as 97%. How?

Assume cache hit time of 1 cycle, miss penalty of 100 cycles

Mean access time:

97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles

99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles

Cache Performance Metrics

Miss Rate


Fraction of memory accesses to data not in cache (misses / accesses) Typically: 3% - 10% for L1; maybe < 1% for L2, depending on size, etc.

Hit Time

Time to find and deliver a block in the cache to the processor. Typically: **1 - 2 clock cycles** for L1; **5 - 20 clock cycles** for L2

Miss Penalty

Additional time required on cache miss = main memory access time Typically **50 - 200 cycles** for L2 (*trend: increasing!*)



Cache Organization: Key Points

Block

Fixed-size unit of data in memory/cache

Placement Policy

Where in the cache should a given block be stored?

direct-mapped, set associative

Replacement Policy


What if there is no room in the cache for requested data?

least recently used, most recently used


Write Policy

When should writes update lower levels of memory hierarchy?

write back, write through, write allocate, no write allocate




Placement Policy




Large, fixed number of block slots.


Placement: Direct-Mapped




Placement: mapping ambiguity



Placement: Tags resolve ambiguity



Address = Tag, Index, Offset





	Memory
Block ID	
00 00	
00 01	
00 10	
00 11	
01 00	
01 01	
01 10	
01 11	
10 00	
10 01	
10 10	
10 11	
11 00	
11 01	
11 10	
11 11	

Why not this mapping? index(Block ID) = Block ID / S


(still easy for power-of-2 block sizes...)

Index	Cache
00	
01	
10	
11	



Cache starts *empty.* Access (address, hit/miss) stream:


```
(10, miss), (11, hit), (12, miss)
```



What could the block size be?

Placement: direct mapping conflicts


Block ID



What happens when accessing in repeated pattern: 0010, 0110, 0010, 0110, 0010...?

cache conflict

Every access suffers a miss, evicts cache line needed by next access.



direct mapped

fully associative

Replacement policy: if set is full, what block should be replaced? Common: **least recently used (LRU)**

but hardware usually implements "not most recently used"


Example: Tag, Index, Offset?

4-bit Address Tag Index Offset

Direct-mapped 4 slots 2-byte blocks tag bits set index bits block offset bits_____

index(1101) = ____

Example: Tag, Index, Offset?



Replacement Policy

If set is full, what block should be replaced?

Common: least recently used (LRU)


(but hardware usually implements "not most recently used"


Another puzzle: Cache starts *empty*, uses LRU. Access (address, hit/miss) stream

(10, miss); (12, miss); (10, miss)

associativity of cache?

General Cache Organization (S, E, B)






Cache Read: Direct-Mapped (E = 1)

This cache:


- Block size: 8 bytes
- Associativity: 1 block per set (direct mapped)



Cache Read: Direct-Mapped (E = 1)

This cache:

- Block size: 8 bytes
- Associativity: 1 block per set (direct mapped)



If no match: old line is evicted and replaced

Direct-Mapped Cache Practice

12-bit address

16 lines, 4-byte block size


Direct mapped

Offset bits? Index bits? Tag bits?

Index	Тад	Valid	ВО	B1	B2	B3		Index	Тад	Valid	BO	B1	B2	B3
0	19	1	99	11	23	11		8	24	1	3A	00	51	89
1	15	0	-	Ι	-	—		9	2D	0	-	_	_	—
2	1B	1	00	02	04	08		А	2D	1	93	15	DA	3B
3	36	0	-		-	—		В	OB	0	-	_	_	—
4	32	1	43	6D	8F	09		С	12	0	_	_	_	-
5	0D	1	36	72	FO	1D		D	16	1	04	96	34	15
6	31	0	_	_	_	_		E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03		F	14	0	_	_	_	_

0xA20

0x354



Example (E = 1)

```
int dotprod(int x[8], int y[8]) {
    int sum = 0;
    for (int i = 0; i < 8; i++) {
        sum += x[i]*y[i];
    }
    return sum;
}</pre>
```


block = 16 bytes; 8 sets in cache
How many block offset bits?
How many set index bits?

Address bits: B = S = Addresses as bits 0x0000000: 0x0000080: 0x00000080:

if x and y are mutually unaligned, e.g., 0x00, 0xA0

x[0]	x[1]	x[2]	x[3]
x[4]	x[5]	x[6]	x[7]
y[0]	y[1]	y[2]	y[3]
y[4]	y[5]	y[6]	y[7]

if x and y are mutually aligned, e.g., 0x00, 0x80




16 bytes = 4 ints

Cache Read: Set-Associative (Example: E = 2)

This cache:

- Block size: 8 bytes
- Associativity: 2 blocks per set




Address of int:

Cache Read: Set-Associative (Example: E = 2)

This cache:

- Block size: 8 bytes •
- Associativity: 2 blocks per set ٠

Address of int: t bits 0....01 100



If no match: Evict and replace one line in set.

Example (E = 2)

```
float dotprod(float x[8], float y[8]) {
   float sum = 0;
   for (int i = 0; i < 8; i++) {
      sum += x[i]*y[i];
   }
   return sum;
}</pre>
```

2 blocks/lines per set

If x and y aligned, e.g. &x[0] = 0, &y[0] = 128, can still fit both because each set has space for two blocks/lines

x[0]	x[1]	x[2]	x[3]	y[0]	y[1]	y[2]	y[3]
x[4]	x[5]	x[6]	x[7]	y[4]	y[5]	y[6]	y[7]

4 sets

Types of Cache Misses

Cold (compulsory) miss

Conflict miss

Capacity miss

Which ones can we mitigate/eliminate? How?

Writing to cache

Multiple copies of data exist, must be kept in sync.

Write-hit policy

Write-through: Write-back: needs a *dirty bit*

Write-miss policy


Write-allocate: No-write-allocate:


Typical caches:


Write-back + Write-allocate, usually Write-through + No-write-allocate, occasionally

Write-back, write-allocate example

Cache/memory not involved








- 2. mov \$U, %edx▲
- 3. mov \$0xFEED, (%ecx)

a. Miss on T.






Write-back, write-allocate example




- 1. mov \$T, %ecx
- 2. mov \$U, %edx
- 3. mov \$0xFEED, (%ecx)
 - a. Miss on T.
 - b. Evict U (clean: discard).
 - c. Fill T (write-allocate).
 - d. Write T in cache (dirty).
- 4. mov (%edx), %eax
 - a. Miss on U.

Write-back, write-allocate example



- 1. mov \$T, %ecx
- 2. mov \$U, %edx
- 3. mov \$0xFEED, (%ecx)
 - a. Miss on T.
 - b. Evict U (clean: discard).
 - c. Fill T (write-allocate).
 - d. Write T in cache (dirty).
- 4. mov (%edx), %eax
 - a. Miss on U.
 - b. Evict T (dirty: write back).
 - c. Fill U.
 - d. Set %eax.
- 5. DONE.

Example Memory Hierarchy



Aside: software caches

Examples

File system buffer caches, web browser caches, database caches, network CDN caches, etc.

Some design differences

Almost always fully-associative

Often use complex replacement policies

Not necessarily constrained to single "block" transfers

Cache-Friendly Code

Locality, locality, locality.

Programmer can optimize for cache performance

Data structure layout

Data access patterns

Nested loops

Blocking (see CSAPP 6.5)

All systems favor "cache-friendly code"

Performance is hardware-specific Generic rules capture most advantages Keep working set small (temporal locality) Use small strides (spatial locality) Focus on inner loop code