





## Sequential Logic and State

Output depends on inputs and stored values.


(vs. combinational logic: output depends only on inputs)

Elements to store values: latches, flip-flops, registers, memory

https://cs.wellesley.edu/~cs240/

Sequential Logic 1


### **Processor: Data Path Components**




Sequential Logic 2

### **Bistable latches**

Suppose we somehow get a 1 (or a 0?) on here.







Sequential Logic 3


### SR latch

S	R	Q	Q'	Q (stable)	Q' (stable)
0	0	0	1	0	1
0	0	1	0	1	0
1	0	?	?	1	0
0	1	?	?	0	1





### **D** latch



if C = 0, then SR latch stores current value of Q.

if C = 1, then D flows to Q:


if D = 0, then R = 1 and S = 0, Q = 0

if D = 1, then R = 0 and S = 1, Q = 1

Sequential Logic 6

### Time matters!






Assume Q has an initial state of 0

Sequential Logic 7

### **Clocks**

Clock: free-running signal with fixed cycle time = clock period = T. Clock frequency = 1 / clock period




A clock controls when to update a sequential logic element's state.




### **Synchronous systems**


Inputs to state elements must be valid on active clock edge.



Sequential Logic 9


### **D flip-flop** with falling-edge trigger





### Time matters!






Ε

Q

Assume Q and E have an initial state of 0


### Reading and writing in the same cycle



Assume Q is initially 0.

Sequential Logic 11


### D flip-flop = one bit of storage




Sequential Logic 13


# A 1-nybble\* register (a 4-bit hardware storage cell) O D Flip-Flop C Q D Flip


### Register file



Array of registers, with register selectors, write/read control, input port for writing data, output ports for reading data.







## RAM (Random Access Memory) Data In Address A X B RAM Write Enable Data Out

Sequential Logic 18

Similar to register file, except...