




Memory Hierarchy and Cache


Memory hierarchy Cache basics Locality Cache organization Cache-aware programming

https://cs.wellesley.edu/~cs240/


Memory Hierarchy and Cache 1




How does execution time grow with SIZE?



Reality



Processor-memory bottleneck



Solution: caches

Memory Hierarchy and Cache 5

Memory Hierarchy and Cache 7

Cache

English:

n. a hidden storage space for provisions, weapons, or treasures v. to store away in hiding for future use

Computer Science:


n. a computer memory with short access time used to store frequently or recently used instructions or data

v. to store [data/instructions] temporarily for later guick retrieval


Also used more broadly in CS: software caches, file caches, etc.

Memory Hierarchy and Cache 6

General cache mechanics



Cache hit **CPU** 1. Request data in block b. Request: 14 2. Cache hit: 9 Cache Block b is in cache. Memory 0 5 7 8 9 10 11 12 13 15 Memory Hierarchy and Cache 8




Locality: why caches work

Programs tend to use data and instructions at addresses near or equal to those they have used recently.


Temporal locality:

Recently referenced items are likely to be referenced again in the near future.



Spatial locality:

Items with nearby addresses are likely to be referenced close together in time.



How do caches exploit temporal and spatial locality?

Memory Hierarchy and Cache 10

Locality #1

```
sum = 0;
for (i = 0; i < n; i++) {
  sum += a[i];
return sum;
```

What is stored in memory?

Data:

Instructions:

Locality #2

row-major M x N 2D array in C

```
int sum array rows (int a[M][N])
    int sum = 0;
                                                       a[0][1]
                                                              a[0][2]
                                                                      a[0][3]
     for (int i = 0; i < M; i++) {
                                                a[1][0]
                                                       a[1][1]
                                                              a[1][2]
                                                                      a[1][3]
         for (int j = 0; j < N; j++) {
                                                a[2][0]
                                                       a[2][1]
                                                              a[2][2]
                                                                      a[2][3]
              sum += a[i][j];
    return sum;
```

Locality #3

row-major M x N 2D array in C

```
int sum array cols(int a[M][N]) {
    int sum = 0;
                                                       a[0][1]
                                                               a[0][2]
                                                                      a[0][3]
    for (int j = 0; j < N; j++) {
                                                a[1][0]
                                                       a[1][1]
                                                              a[1][2]
                                                                      a[1][3] ···
         for (int i = 0; i < M; i++) {
                                                a[2][0]
                                                       a[2][1]
                                                              a[2][2]
                                                                     a[2][3]
              sum += a[i][j];
    return sum;
```

Memory Hierarchy and Cache 13

Locality #4

```
int sum array 3d(int a[M][N][N]) {
   int sum = 0;
   for (int i = 0; i < N; i++) {
       for (int j = 0; j < N; j++) {
            for (int k = 0; k < M; k++) {
                sum += a[k][i][j];
   return sum;
```

What is "wrong" with this code? How can it be fixed?

Memory Hierarchy and Cache 14

Cost of cache misses

Miss cost could be 100 × hit cost.

```
99% hits could be twice as good as 97%. How?
```

Assume cache hit time of 1 cycle, miss penalty of 100 cycles

Mean access time: \

```
97% hits: (0.97 * 1 cycle) + (0.03 * 100 cycles) = 3.97 cycles
99% hits: (0.93 * 1 cycle) + (0.01 * 100 cycles) = 1.93 cycles
```

hit/miss rates

Memory hierarchy explicitly Why does it work? program-Registers controlled small, fast, <1KB, power-hungry, 0.25-0.5ns. expensive 20K MBps L1 cache (SRAM, on-chip) <16MB, 0.5-25ns access, 5K-15K MBps L2 cache (SRAM, on-chip) L3 cache (SRAM, off-chip) main memory (DRAM) <~64MB, 80-250ns, 1K-5K MBps large, slow, persistent storage(hard disk, flash, over network, cloud, e power-efficient, GB/TB, >5M ns, 20-150 MBps cheap

Cache performance metrics

Miss Rate

Fraction of memory accesses to data not in cache (misses / accesses) Typically: 3% - 10% for L1; maybe < 1% for L2, depending on size, etc.

Hit Time

Time to find and deliver a block in the cache to the processor. Typically: 1 - 2 clock cycles for L1; 5 - 20 clock cycles for L2

Miss Penalty

Additional time required on cache miss = main memory access time Typically 50 - 200 cycles for L2 (trend: increasing!)

Memory Hierarchy and Cache 17

Cache organization

Block

Fixed-size unit of data in memory/cache

Placement Policy

Where in the cache should a given block be stored?

direct-mapped, set associative

Replacement Policy

What if there is no room in the cache for requested data?

least recently used, most recently used

Write Policy


When should writes update lower levels of memory hierarchy?

write back, write through, write allocate, no write allocate


Memory Hierarchy and Cache 18

(byte) address Memory **Blocks** 00000000 Note: drawing Divide address space into fixed-size aligned blocks. block power of 2 0 Example: block size = 8 00001000 address order differently full byte address block 00010010 < 00010000 00010001 00010010 offset within block 00010011 block address bits - offset bits 00010100 log₂(block size) 00010101 from 00010110 00010111 00011000 here block 9 Memory Hierarchy and Cache remember withinSameBlock? (Pointers Lab)

Placement policy




Placement: direct-mapped




Memory Hierarchy and Cache 21

Placement: mapping ambiguity?




Memory Hierarchy and Cache 22


Placement: tags resolve ambiguity



Address = tag, index, offset



Placement: direct mapped



Why not this mapping?

index(Block ID) = Block ID / S

(still easy for power-of-2 block sizes...)

	Cache
Index	
00	
01	
10	
11	


Memory Hierarchy and Cache 25

Puzzle #1

Cache starts empty.

Access (address, hit/miss) stream:


(10, miss), (11, hit), (12, miss)



What could the block size be?

Memory Hierarchy and Cache 26

Placement: direct-mapping conflicts



What happens when accessing in repeated pattern:

0010, 0110, 0010, 0110, 0010...?

cache conflict

Every access suffers a miss, evicts cache line needed by next access.


Memory Hierarchy and Cache 27


Placement: set-associative


sets S = # steets in cache

One index per set of block slots. Store block in **any** slot within set.

Mapping: index(Block ID) = Block ID mod S







8-way

fully associative

Replacement policy: if set is full, what block should be replaced? Common: least recently used (LRU) but hardware may implement "not most recently used"

Example: tag, index, offset? #1

4-bit Address	Tag	Index	Offset

Direct-mapped tag bits

4 slots set index bits 2-byte blocks block offset bits

index(1101) =

Memory Hierarchy and Cache 29

Example: tag, index, offset? #2

E-way set-associative S slots


16-bit Address

Tag

Index Offset

16-byte blocks

E = 1-way S = 8 sets



S = 4 sets

E = 2-way

E = 4-way S = 2 sets

tag bits

set index bits block offset bits index(0x1833)

tag bits set index bits block offset bits index(0x1833)

tag bits set index bits block offset bits index(0x1833)

Memory Hierarchy and Cache

Replacement policy

If set is full, what block should be replaced?

Common: least recently used (LRU)

(but hardware usually implements "not most recently used")


Another puzzle: Cache starts empty, uses LRU.


Access (address, hit/miss) stream:

(10, miss); (12, miss); (10, miss)

associativity of cache?

General cache organization (S, E, B)






Cache read: direct-mapped (E = 1)

This cache:

• Block size: 8 bytes

Associativity: 1 block per set (direct mapped)




Memory Hierarchy and Cache 34

Cache read: direct-mapped (E = 1)

This cache:

• Block size: 8 bytes

Associativity: 1 block per set (direct mapped)



If no match: old line is evicted and replaced

Memory Hierarchy and Cache 35

Direct-mapped cache practice


12-bit address

Access 0x354

16 lines, 4-byte block size Direct mapped

Access 0xA20

Offset bits? Index bits? Tag bits?





Index	Tag	Valid	В0	B1	B2	В3	П	Index	Tag	Valid	B0	B1	
0	19	1	99	11	23	11	П	8	24	1	3A	00	
1	15	0	-	-	-	-	П	9	2D	0	-	-	
2	1B	1	00	02	04	08	П	Α	2D	1	93	15	
3	36	0	-	-	-	-	П	В	OB	0	-	-	
4	32	1	43	6D	8F	09	П	С	12	0	-	-	
5	0D	1	36	72	F0	1D	П	D	16	1	04	96	
6	31	0	-	-	-	-	П	Е	13	1	83	77	
7	16	1	11	C2	DF	03	П	F	14	0	-	-	


51


3B

15









Example #3 (E = 2)

```
float dotprod(float x[8], float y[8]) {
   float sum = 0;
   for (int i = 0; i < 8; i++) {
       sum += x[i]*y[i];
   return sum;
```

If x and y aligned, e.g. &x[0] = 0, &y[0] = 128,can still fit both because each set has space for two blocks/lines

x [0	0]	x[1]	x[2]	x[3]	y[0]	y[1]	y[2]	y[3]
x[4	4]	x[5]	x[6]	x[7]	y[4]	y[5]	y[6]	y[7]

2 blocks/lines per set

Memory Hierarchy and Cache 41

4 sets

Types of Cache Misses

Cold (compulsory) miss

Conflict miss

Capacity miss

Which ones can we mitigate/eliminate? How?

Memory Hierarchy and Cache 42

Writing to cache

Multiple copies of data exist, must be kept in sync.

Write-hit policy

Write-through:

Write-back: needs a dirty bit

Write-miss policy

Write-allocate:

No-write-allocate:

Typical caches:

Write-back + Write-allocate, usually Write-through + No-write-allocate, occasionally


Memory Hierarchy and Cache 43

Write-back, write-allocate example

1. mov \$T, %ecx 🗻 2. mov SU, %edx

3. mov \$0xFEED, (%ecx)

a. Miss on T.




eax =


ecx = T

edx = U

Memory




Write-back, write-allocate example




eax =

- 1. mov \$T, %ecx
- 2. mov \$U, %edx
- mov \$0xFEED, (%ecx)
 - a. Miss on T.
 - b. Evict U (clean: discard).
 - c. Fill T (write-allocate).
 - d. Write T in cache (dirty).
- 4. mov (%edx), %eax
 - a. Miss on U.




Memory Hierarchy and Cache 45

Write-back, write-allocate example



- 1. mov \$T, %ecx
- 2. mov SU. %edx
- 3. mov \$0xFEED, (%ecx)
 - a. Miss on T.
 - b. Evict U (clean: discard).
 - c. Fill T (write-allocate).
 - d. Write T in cache (dirty).
- 4. mov (%edx), %eax
 - a. Miss on U.
 - b. Evict T (dirty: write back).
 - c. Fill U.
 - d. Set %eax.
- 5. DONE.



Memory Hierarchy and Cache 46

Example memory hierarchy

Typical laptop/desktop processor (c.a. 201) Processor package L1 i-cache and d-cache: Core 0 Core 3 32 KB, 8-way, Regs Regs Access: 4 cycles 11 L1 11 L1 L2 unified cache: d-cache i-cache d-cache i-cache 256 KB, 8-way, Access: 11 cycles L2 unified cache L2 unified cache L3 unified cache: 8 MB, 16-way, Access: 30-40 cycles L3 unified cache Block size: 64 bytes for (shared by all cores) all caches. slower, but more likely Main memory Memory Hierarchy and tache 47

(Aside) Software caches

Examples

Memory

File system buffer caches, web browser caches, database caches, network CDN caches, etc.

Some design differences

Almost always fully-associative

Often use complex replacement policies

Not necessarily constrained to single "block" transfers

Cache-friendly code

Locality, locality, locality.

Programmer can optimize for cache performance

Data structure layout

Data access patterns

Nested loops

Blocking (see CSAPP 6.5)

All systems favor "cache-friendly code"

Performance is hardware-specific

Generic rules capture most advantages

Keep working set small (temporal locality)

Use small strides (spatial locality)

Focus on inner loop code