



Combinational Logic

Karnaugh maps

Building blocks: encoders, decoders, multiplexers



https://cs.wellesley.edu/~cs240/

Combinational Logic 1

But first...

Recall: sum of products

logical sum (OR)

of products (AND)

of inputs or their complements (NOT).

Α	В	С	М
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Construct with:

- 1 code detector per 1-valued output row
- 1 large OR of all code detector outputs

Is it minimal?

Combinational Logic 2

Gray Codes = reflected binary codes


Alternate binary encoding designed for electromechanical switches and counting.

How many bits change when incrementing?

Combinational Logic 3

Karnaugh Maps: find (minimal) sums of products


F(A, B, C, D)



gray code order		CD			
		> 00	01	11	10
ΑВ	00	0	0	0	0
	01	0	0	0	1
	11	1	1	0	1
	10	1	1	1	1

- 1. Cover exactly the 1s by drawing a (minimum) number of maximally sized rectangles whose dimensions (in cells) are powers of 2. (They may overlap or wrap around!)
- 2. For each rectangle, make a product of the inputs (or complements) that are 1 for all cells in the rectangle.
- 3. Take the *sum* of these products.

Combinational Logic 4



Karnaugh Maps and Ambiguity

ex

The minimal sum-of-products expression for a Karnaugh map may not be unique.

Ambiguity is introduced when an arbitrary choice needs to be made.

An example of ambiguity is this Karnaugh map. Give four different minimal sum-of-product expressions for this map

		0	01	11	10	
_	00	1	1	1	1	
В	01	1	1	0	1	
	11	1	1	1	1	
	10	0	0	0	0	

CD


Combinational Logic 6

Voting again with Karnaugh Maps



A B C M 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 1 1 0 1 1 1 1 1 1 1

Goal for next 2 weeks: Simple Processor



Toolbox: Building Blocks



Microarchitecture

Processor datapath

Instruction Decoder Arithmetic Logic Unit

Memory

Digital Logic

Adders Multiplexers Demultiplexers Encoders Decoders

Gates

Registers

Flip-Flops Latches

Devices (transistors, etc.)

3-bit

Combinational Logic 9

Combinational Logic 4-11

Decoders





Decodes input number, asserts corresponding output.

n-bit input (an unsigned number)

 2^n outputs

Built with code detectors.






Combinational Logic 4-10

decoder A A D₁ D₂ D₃ D₄ D₅

Multiplexers

Select one of several inputs as output.




Combinational Logic 12

Build a 2-to-1 MUX from gates

If S=0, then $F=D_0$. If S=1, then $F=D_1$.

1. Construct the truth table.




ex


2. Build the circuit.

Combinational Logic 13

8-to-1 MUX



MUX + voltage source = truth table



Combinational Logic 15

Buses and **Logic Arrays**


A bus is a collection of data lines treated as a single logical signal.

= fixed-width value

Costume idea: MUX OX

Array of logic elements applies same operation to each bit in a bus.

= bitwise operator



Combinational Logic 16