

A Simple Processor

- 1. A simple Instruction Set Architecture
- A simple microarchitecture (implementation):
 Data Path and Control Logic

Motivation

oftware

```
int x = y * 2;
```


```
int p = q \& 0x0000FFFF;
```

```
for (int i = 0; i < 10; i++) {
    ...
}</pre>
```

How do we connect these?

Hardware


ALU with Adder (compute)



Registers (local data storage)



RAM (larger/longer data storage)



connection

implementation

Program, Application

Programming Language

Compiler/Interpreter

Operating System

Instruction Set Architecture


Microarchitecture

Digital Logic

Devices (transistors, etc.)

Solid-State Physics

Hardware




Computer

ISAS define the *interface*between software and hardware

Computer

ISAs are an abstract model of the underlying hardware.




This week:

HW ISA

An example ISA and hardware implementation for CS240!

Basic building block of an ISA:

the instruction!



ISAs are an abstract model of the underlying hardware.

This week:

HW ISA


An *example ISA* and *hardware implementation* for CS240!

HWW ISA Summary (details to follow)

Word size = 16 bits (2 bytes)

Registers

- Register size = 16 bits
- Number of registers = 16
- R0 always holds 0
- R1 always holds 1.



• ALU computes on 16-bit values.


Memory

- Access 16 bits at once
- Byte-addressable (new address every 8 bits)


Instruction
Fetch and
Decode

- Instructions are 16 bits in size
- Stored in separate memory
- Program counter (PC) register
 holds address of next instruction

HW ISA R: Register File



HWW ISA R: Register File





We'll think of the register file like this:

R0 always holds hardcoded 0
R1 always holds hardcoded 1

R2 – R15: general purpose (instructions can use them to hold anything)

Reg	Contents
R0	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	
	C

Word size = 16 bits, # registers = 16

HIW ISA M: Data Memory



We'll think of the data memory like this:

Memory is byte-addressable, accesses full words (16 bits)

Memory is "Little Endian": the "little" (low) byte is stored at the lower address.

Example: storing 1 at address 0x0 yields

Address	Contents	
0x0 - 0x1	0x01	0x00
0x2 - 0x3		
0x4 - 0x5		
0x6 - 0x7		
0x8 – 0x9		
0xA - 0xB		
0xC - 0xD		
•••		





What is the full word stored at address 0x2?

Address	Contents	
0x0 - 0x1	0x01	0x00
0x2 - 0x3	0x23	0x45
0x4 - 0x5	0x67	OxAB
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
•••		


HIW ISA IM: Instruction Memory

Instructions are 1 word in size.

Separate instruction memory.

Program Counter (PC) register

holds address of next instruction to execute.





We'll think of the instruction memory like this:

Address	Contents
0x0 - 0x1	
0x2 - 0x3	
0x4 - 0x5	
0x6 - 0x7	
0x8 - 0x9	
•••	



M: Data Memory

Address	Contents	
Addiess	Contents	
0x0 - 0x1		
0x2 - 0x3		
0x4 - 0x5		
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
•••		

PC: Program Counter

<u> </u>

Processor Loop

- 1. $ins \leftarrow IM[PC]$
- 2. $PC \leftarrow PC + 2$
- 3. Do ins

IM: Instruction Memory

Address	Contents
0x0 - 0x1	
0x2 - 0x3	
0x4 - 0x5	
0x6 – 0x7	
0x8 - 0x9	
•••	

R: Register File

Reg	Contents
RO	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

HW ISA Instructions

Assembly Syntax	Meaning	(R = register file, M = data memory)	Opcode	Rs	Rt	Rd
ADD Rs, Rt, Rd	$R[d] \leftarrow R[s]$	s] + R[<i>t</i>]	0010	S	t	d
SUB Rs, Rt, Rd	$R[d] \leftarrow R$	R[s] - R[t]	0011	S	t	d
AND Rs, Rt, Rd	$R[d] \leftarrow R$	R[s] & R[t]	0100	S	t	d
OR Rs, Rt, Rd	$R[d] \leftarrow R$	R[s] R[t]	0101	S	t	d
LW Rt, offset(Rs)	$R[t] \leftarrow N$	1[R[<i>s</i>] + <i>offset</i>]	0000	S	t	offset
SW Rt, offset(Rs)	M[R[s] + o]	$ffset$] \leftarrow R[t]	0001	S	t	offset
BEQ Rs, Rt, offset	If $R[s] == R$ $PC \leftarrow P$	[<i>t</i>] then C + 2 + <i>offset</i> *2	0111	S	t	offset
JMP offset	PC ← off	fset*2	1000		offset	-
HALT	Stops prog	ram execution	1111			

16-bit Encoding

MSB

JMP offset is

unsigned

All other offsets

are signed

1/1

Arithmetic

Memory

Control flow

JMP offset

is unsigned.

are *signed*.

All other offsets


HIW ISA IM: Instruction Memory

Instructions are 1 word in size.

Separate instruction memory.

Program Counter (PC) register

holds address of next instruction to execute.





We'll think of the instruction memory like this:

Address	Contents
0x0 - 0x1	ADD R0, R1, R2
0x2 - 0x3	SUB R2, R1, R3
0x4 - 0x5	OR R3, R3, R4
0x6 - 0x7	
0x8 - 0x9	
•••	



Exercise 0

HW ISA

Fill in the rest of the machine state based on this initial state

PC: Program Counter

Processor Loop

- 1. $ins \leftarrow IM[PC]$
- 2. $PC \leftarrow PC + 2$
- 3. Do *ins*

M: Data Memory

Address	Contents	
0x0 - 0x1	0xEB	0xCA
0x2 - 0x3	0xBD	0x56
0x4 - 0x5		
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
•••		

IM: Instruction Memory

Address	Contents
0x0 - 0x1	ADD R1, R1, R2
0x2 - 0x3	SW R2, 4(R0)
0x4 - 0x5	HALT
0x6 - 0x7	
0x8 - 0x9	
•••	

R: Register File

Reg	Contents
RO	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

Execution Table for Exercise #0 (shows step-by-step execution)





PC	Instr	State Changes
0x0	ADD R1, R1, R2	$R[2] \leftarrow R[1] \& R[1] = 1 + 1 = 0x00002; PC \leftarrow PC+2 = 0+2 = 2$
0x2	SW R2, 4(R0)	$M[R[0] + 4] = M[4] \leftarrow R[2] = 0x0002; RC \leftarrow PC+2 = 6+2 = 8$
0x4	HALT	Program execution stops

Reminder: the two bytes will are stored in **Little Endian** order when we store them to memory **M**.

That is, the byte 0x02 will be stored in the "little" end of the word—the lower address of the pair of addresses that store the word. 0x00 will be stored at the higher address.



Exercise 0 Solutions

HW ISA

M: Data Memory

Address	Contents	
0x0 - 0x1	OxEB	0xCA
0x2 - 0x3	0xBD	0x56
0x4 - 0x5	0x02	0x00
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
•••		

PC: Program Counter

Processor Loop

- 1. $ins \leftarrow IM[PC]$
- 2. $PC \leftarrow PC + 2$
- 3. Do ins

IM: Instruction Memory

Address	Contents
0x0 - 0x1	ADD R1, R1, R2
0x2 - 0x3	SW R2, 4(R0)
0x4 - 0x5	HALT
0x6 - 0x7	
0x8 - 0x9	
•••	

R: Register File

Reg	Contents
RO	0x0000
R1	0x0001
R2	0x0002
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	



Exercise 1

HW ISA

Fill in the rest of the machine state based on this initial state

PC: Program Counter

Processor Loop

- 1. $ins \leftarrow IM[PC]$
- 2. $PC \leftarrow PC + 2$
- 3. Do ins

M: Data Memory

Address	Contents	
0x0 - 0x1	0xEB	0xCA
0x2 - 0x3	0xBD	0x56
0x4 - 0x5		
0x6 - 0x7		
0x8 - 0x9		
0xA - 0xB		
0xC - 0xD		
• • •		

IM: Instruction Memory

Address	Contents
0x0 - 0x1	LW R3, 0(R0)
0x2 - 0x3	LW R4, 2(R0)
0x4 - 0x5	AND R3, R4, R5
0x6 - 0x7	SW R5, 4(R0)
0x8 - 0x9	HALT
•••	

R: Register File

Reg	Contents
RO	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

Execution Table for Exercise #1 (shows step-by-step execution)



PC	Instr	State Changes
0x0	LW R3 0(R0)	



Exercise 2

HW ISA

Fill in the rest of the machine state based on this initial state

PC: Program Counter

Processor Loop

- 1. $ins \leftarrow IM[PC]$
- 2. $PC \leftarrow PC + 2$
- 3. Do ins

M: Data Memory

Address	Contents	
0x0 - 0x1	OxEB	0xCA
0x2 - 0x3	0xBD	0x56
0x4 - 0x5		
0x6 – 0x7		
0x8 – 0x9		
0xA - 0xB		
0xC - 0xD		
•••		

IM: Instruction Memory

Address	Contents
0x0 - 0x1	SUB R8, R8, R8
0x2 - 0x3	BEQ R9, R0, 3
0x4 - 0x5	ADD R10, R8, R8
0x6 - 0x7	SUB R9, R1, R9
0x8 - 0x9	JMP 1
0xA - 0xB	HALT
•••	

R: Register File


Reg	Contents (time: →)
RO	0x0000
R1	0x0001
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	0x0002
R10	0x0003
R11	
R12	
R13	
R14	
R15	

Execution Table for Exercise #2 (shows step-by-step execution)



PC	Instr	State Changes
0x0	SUB R8, R8, R8	

HW ARCH microarchitecture



One possible hardware implementation of the HW ISA

Instruction Fetch (default, unless branch or jump)


Fetch instruction from memory.

Increment program counter (PC)

to point to the next instruction.

Processor
Loop

1. $ins \leftarrow IM[PC]$ 2. $PC \leftarrow PC + 2$ 3. Do ins



Instruction Encoding: 3 formats

Arithmetic instructions:

- 2 source register IDs (Rs,Rt)
- 1 destination register ID (Rd)

All have 4-bit opcode in MSBs

15:12	11:8	7:4	3:0
opcode	Rs	Rt	Rd

Memory/branch instructions:

- address/source register ID (Rs)
- data/source register ID (Rt)
- 4-bit offset

15:12	11:8	7:4	3:0
opcode	Rs	Rt	offset

Jump instruction:

- 12-bit offset

15:12	11:0
opcode	offset

Arithmetic Instructions

16-bit Encoding


Instruction	Meaning	Opcode	Rs	Rt	Rd
ADD Rs, Rt, Rd	$R[d] \leftarrow R[s] + R[t]$	0010	0-15	0-15	0-15
SUB Rs, Rt, Rd	$R[d] \leftarrow R[s] - R[t]$	0011	0-15	0-15	0-15
AND Rs, Rt, Rd	$R[d] \leftarrow R[s] \& R[t]$	0100	0-15	0-15	0-15
OR Rs, Rt, Rd	$Rd \leftarrow R[s] \mid R[t]$	0101	0-15	0-15	0-15
• • •					

Example encoding:

ADD R3, R6, R8


Opcode	Rs	Rt	Rd
0010	0011	0110	1000

Arithmetic Instructions: Instruction Decode, Register Access, ALU



The control unit

A large instantiation of a truth table that controls parts of the microarchitecture



Input: the opcode from the instructions

Output: many wires controlling decisions

You will implement the control unit on the Arch Assignment!

Memory Instructions

Instruction	Meaning	Ор	Rs	Rt	Rd
LW Rt, offset(Rs)	$R[t] \leftarrow Mem[R[s] + offset]$	0000	0-15	0-15	offset
SW Rt, offset(Rs)	$Mem[R[s] + offset] \leftarrow R[t]$	0001	0-15	0-15	offset
• • •					


Example encoding:

SW R6, -8(R3)

Opcode	Rs	Rt	Rd
0001	0011	0110	1000


Memory Instructions: Instruction Decode, Register/Memory Access, ALU

How can we support arithmetic and memory instructions?




Arithmetic Instructions: Instruction Decode, Register Access, ALU

How can we support arithmetic and memory instructions?



Choose between Arithmetic/Memory instructions with MUXs



Control-flow Instructions

16-bit Encoding


Instruction	Meaning	Ор	Rs	Rt	Rd
BEQ Rs, Rt, offset	If $R[s] == R[t]$ then $PC \leftarrow PC + 2 + offset*2$	0111	0-15	0-15	offset
• • •					

Example encoding:

BEQ R1, R2, -2

Ор	Rs	Rt	Rd
0111	0001	0010	1110

Compute branch target for BEQ



Make branch decision 16 16 **Shift left** by 1 **Branch?** Mem Control Unit ALU Op 16 Reg Write Write Enable Mem Store Read Addr 1 Instruction Read \16 Write Enable Memory Address Data 1 \16 Read Addr 2 Read 16 Register File Address Inst **Data Memory** Write Addr Read Read Data 2 Write 16 Write Data Data Data Sign \16 extend 0

What's missing from what we covered in lecture?

- Details of Control Unit
 - ALU op is not instruction opcode; some translation needed
 - Reg Write bit (for ADD, SUB, AND, OR, LW)
 - Mem Store bit (for SW)
 - Mem bit (arithmetic/memory MUX bit)
 - Branch bit (for BEQ)
- Implementation of JMP
- Implementation of HALT (basically stops the clock running the computer; we won't implement this)

See Arch Assignment!

HW ARCH not the only implementation

Single-cycle architecture

- Relatively simple, (barely!) fits on a slide (and in our heads).
- Every instruction takes one clock cycle each.
- Slowest instruction determines minimum clock cycle.
- Inefficient.

Could it be better?

- Performance, energy, debugging, security, reconfigurability, ...
- Pipelining
- OoO: Out-of-order execution
- Caching
- ... enormous, interesting design space of Computer Architecture

Conclusion of unit: Computational Building Blocks (HW)

Lectures

Digital Logic

Data as Bits

Integer Representation

Combinational Logic

Arithmetic Logic

Sequential Logic

A Simple Processor

Topics

Transistors, digital logic gates

Data representation with bits, bit-level computation

Number representations, arithmetic

Combinational and arithmetic logic

Sequential (stateful) logic

Computer processor architecture overview

Labs

1: Transistors to Gates

2: Data as Bits

3: Combinational Logic & Arithmetic

4: ALU & Sequential Logic

5: Processor Datapath (next week)

Assignments

Gates

Zero

Bits

Arch (out now!)

Midterm exam 1: HW

March 4—6