



Latches, Flip-flops, Registers, Memory


Sequential logic: elements to store values

Output depends on inputs and stored values.

(vs. combinational logic: output depends only on inputs)


Bistable latches


Suppose we somehow get a 1 (or a 0?) on here.




SR latch

S	R	Q	Q'	Q (stable)	Q' (stable)
0	0	0	0	?	?
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	?	?
1	0	?	?	1	0
0	1	?	?	0	1





D latch



if C = 0, then SR latch stores current value of Q.

if **C** = **1**, then D flows to Q:

if D = 0, then R = 1 and S = 0, Q = 0

if D = 1, then R = 0 and S = 1, Q = 1

Time matters!


D

C

Q


Clocks

Clock: free-running signal
with fixed cycle time = clock period = T.
Clock frequency = 1 / clock period



A clock controls when to update a sequential logic element's state.





Time matters!


D

C

Ε

Q

Reading and writing in the same cycle




Assume Q is initially 0.


*Half a byte!

A 1-nybble* register

(a 4-bit hardware storage cell)



Register file



Array of registers, with register selectors, write/read control, input port for writing data, output ports for reading data.

